LFDAS12XSDT Freescale Semiconductor, LFDAS12XSDT Datasheet - Page 422

no-image

LFDAS12XSDT

Manufacturer Part Number
LFDAS12XSDT
Description
HARDWARE MC9S12XS 52-PIN
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of LFDAS12XSDT

Module/board Type
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
-
Serial Communication Interface (S12SCIV5)
14.4.6
14.4.6.1
The SCI receiver can accommodate either 8-bit or 9-bit data characters. The state of the M bit in SCI
control register 1 (SCICR1) determines the length of data characters. When receiving 9-bit data, bit R8 in
SCI data register high (SCIDRH) is the ninth bit (bit 8).
14.4.6.2
During an SCI reception, the receive shift register shifts a frame in from the RXD pin. The SCI data register
is the read-only buffer between the internal data bus and the receive shift register.
After a complete frame shifts into the receive shift register, the data portion of the frame transfers to the
SCI data register. The receive data register full flag, RDRF, in SCI status register 1 (SCISR1) becomes set,
422
From TXD Pin
or Transmitter
SCRXD
LOOPS
RSRC
Receiver
Receiver Character Length
Character Reception
RXPOL
Control
SBR12:SBR0
Loop
Clock
Bus
Baud Divider
Figure 14-20. SCI Receiver Block Diagram
WAKE
RAF
S12XS Family Reference Manual, Rev. 1.11
RE
ILT
PE
PT
M
Recovery
Detect Logic
Data
Detect Logic
Active Edge
Break
BRKDFE
Checking
Wakeup
Parity
Logic
Internal Bus
H
RXEDGIE
RXEDGIF
BRKDIF
BRKDIE
8
RDRF
11-Bit Receive Shift Register
7
OR
SCI Data Register
6
5
4
FE
NF
PE
3
R8
IDLE
Freescale Semiconductor
ILIE
RIE
2
Break IRQ
RX Active Edge IRQ
1
0
L
RWU
RDRF/OR
Idle IRQ
IRQ

Related parts for LFDAS12XSDT