XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 157
XC3S100E-4CP132GI
Manufacturer Part Number
XC3S100E-4CP132GI
Description
Spartan-3E FPGA Family: Complete Data Sheet
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC3S100E-4CP132GI.pdf
(231 pages)
- Current page: 157 of 231
- Download datasheet (5Mb)
Table 119: Timing for Byte-wide Peripheral Interface (BPI) Configuration Mode (Continued)
Table 120: Configuration Timing Requirements for Attached Parallel NOR Flash
Table 121: MultiBoot Trigger (MBT) Timing
DS312-3 (v3.4) November 9, 2006
Product Specification
Notes:
1.
2.
3.
Notes:
1.
T
T
T
T
(t
T
(t
T
(t
T
(t
t
FHQV
Symbol
Symbol
Symbol
ACC
OE
CCO
DCC
CCD
CE
ELQV
GLQV
AVQV
BYTE
FLQV,
T
These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post
configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
Subtract additional printed circuit board routing delay as required by the application.
The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA’s LDC2 pin. The resistor
value also depends on whether the FPGA’s HSWAP pin is High or Low.
MultiBoot re-configuration starts on the rising edge after MBT is Low for at least the prescribed minimum period.
MBT
)
)
)
)
R
Address A[23:0] outputs valid after CCLK falling edge
Setup time on D[7:0] data inputs before CCLK falling edge
Hold time on D[7:0] data inputs after CCLK falling edge
MultiBoot Trigger (MBT) Low pulse width required to initiate
MultiBoot reconfiguration
Parallel NOR Flash PROM chip-select time
Parallel NOR Flash PROM output-enable time
Parallel NOR Flash PROM read access time
For x8/x16 PROMs only: BYTE# to output valid
time
(3)
Description
Description
Description
www.xilinx.com
T
ACC
≤
T
CCLKn min
T
T
T
BYTE
CE
OE
(
Requirement
≤
≤
Minimum
)
≤
T
T
DC and Switching Characteristics
–
INITADDR
T
INITADDR
300
Minimum
T
INITADDR
CCO
–
T
See
See
See
DCC
Maximum
Maximum
Table 115
Table 115
Table 115
–
∞
PCB
Units
Units
Units
ns
ns
ns
ns
ns
157
Related parts for XC3S100E-4CP132GI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC SPARTAN-3E FPGA 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FIELD PROGRAMMER
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 657MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Spartan-3E FPGA Family
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN 3E 100VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA SPARTAN 3E 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: