SDA9410-B13 MICRONAS [Micronas], SDA9410-B13 Datasheet - Page 68

no-image

SDA9410-B13

Manufacturer Part Number
SDA9410-B13
Description
Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
Manufacturer
MICRONAS [Micronas]
Datasheet
SDA9410
Table 61
5.6.7
This chapter describes the I²C Bus parameters used to execute a master and slave
exchange.
Table 62
68
Mode
SRC
SRC
SRC
SRC
SSC/
MUP
SSC/
MUP
SSC/
MUP
SSC/
MUP
I²C Bus
parameter
[Default]
MASTSLA
[0]
MASLSHFT
[0]
Input
Master
Channel
625/50i
525/60i
625/50i
525/60i
625/50i
525/60i
625/50i
525/60i
Master slave switch
Supported data formats
Input write I²C Bus parameter
Sub address
55h
56h
Input
Slave
Channel
625/50i
525/60i
525/60i
625/50i
625/50i
525/60i
525/60i
625/50i
Description
Master / Slave shift:
1: Master and slave input signals are exchanged, reset of display
raster shift
0: Display raster is synchronized to input master channel (vertical
sync)
Master / Slave shift:
1: Display raster is shifted slave phase to prepare a master/slave
switch
0: Display raster is synchronized to input master channel (vertical
sync)
Output
Display
Channel
625/100i
625/50p
525/120i
525/60p
625/100i
625/50p
525/120i
525/60p
625/100i
625/50p
525/120i
525/60p
625/100i
625/50p
525/120i
525/60p
Application modes and memory concept
Comment
Motion compensation for master channel possible
Motion compensation for master channel possible
joint line free display for slave channel possible
(NEW)
joint line free display for slave channel possible
(NEW)
No motion compensation possible
No motion compensation possible
No motion compensation possible, no joint line
free display for slave channel possible
No motion compensation possible, no joint line
free display for slave channel possible
Preliminary Data Sheet
Micronas

Related parts for SDA9410-B13