SDA9410-B13 MICRONAS [Micronas], SDA9410-B13 Datasheet - Page 23
SDA9410-B13
Manufacturer Part Number
SDA9410-B13
Description
Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
Manufacturer
MICRONAS [Micronas]
Datasheet
1.SDA9410-B13.pdf
(179 pages)
- Current page: 23 of 179
- Download datasheet (4Mb)
SDA9410
Table 3
Inside of the SDA 9410 a field detection block is necessary for the detection of an odd
(A) or even (B) field. Therefore the incoming H-Sync H1 (delayed HINM/HINS signal,
delay depends on NAPIPDLM/NAPIPDLS and NAPIPPHM/NAPIPPHS) is doubled (H2
signal). Depending on the phase position of the rising edge of the VINM/VINS signal an
A (rising edge between H1 and H2) or B (rising edge between H2 and H1) field is
detected. For proper operation of the field detection block, the VINM/VINS must be
delayed depending on the delay of the HINM/HINS signal (H1). The figure below
explains the field detection process and the functionality of the VINDELM/VINDELS I²C
Bus parameter (inside the SDA 9410 the delayed VINM/VINS signal is called Vd and the
detected field signal is called Ffd).
23
I²C Bus parameter
[Default value]
NALIPM
[20]
NALIPS
[20]
ALPFIPM
[144]
ALPFIPS
[144]
NAPLIPM
NAPIPDLM
[0]
NAPIPPHM
[0]
NAPLIPS
NAPIPDLS
[0]
NAPIPPHS
[0]
APPLIPM
[180]
APPLIPS
[180]
Input write I²C Bus parameter
Sub address
12h
34h
10h
32h
03h, 0Ch
2Dh, 2Eh
0Fh
31h
Description
Not Active Line InPut Master defines the number of lines from
the V-Sync to the first active line of the field
Not Active Line InPut Slave defines the number of lines from
the V-Sync to the first active line of the field
Active Lines Per Field InPut Master defines the number of
active lines
Active Lines Per Field InPut Slave defines the number of active
lines
Not Active Pixels Per Line InPut Master defines the number of
pixels from the H-Sync to the first active pixel of the line. The
number of pixels is a combination of NAPIPDLM and
NAPIPPHM.
Not Active Pixels Per Line InPut defines the number of pixels
from the H-Sync to the first active pixel of the line. The number
of pixels is a combination of NAPIPDLS and NAPIPPHS.
Active Pixels Per Line InPut Master defines the number of
active pixels
Active Pixels Per Line InPut Slave defines the number of active
pixels
Input sync controller (ISCM/ISCS)
Preliminary Data Sheet
Micronas
Related parts for SDA9410-B13
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Scan rate converter using embedded DRAM technology unit
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Video pixel decoder
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Stereo audio DAC
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Multistandard sound processor
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
VAD2150_Micronas.pdf
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
VPS/PDC- plus decoder
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Teletext decoder with embedded 16-bit controller M2
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
High-end picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Cost-effective picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Cost-effective picture-in-picture ICs
Manufacturer:
Micronas
Datasheet:
Part Number:
Description:
Teletext Decoder with Embedded 16-bit Controller
Manufacturer:
Micronas
Datasheet: