S1D1 Epson Electronics America, Inc., S1D1 Datasheet - Page 550

no-image

S1D1

Manufacturer Part Number
S1D1
Description
LCD Controller-driver With Built-in Character ROM
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D12708F00A1
Manufacturer:
FREESCALE
Quantity:
11
Part Number:
S1D12A04F00A100
Manufacturer:
EPSON
Quantity:
50 000
Part Number:
S1D13005F00A
Manufacturer:
NEC
Quantity:
5
Part Number:
S1D13305F00A
Manufacturer:
EPSON
Quantity:
8 831
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
2 140
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13305F00A200
Quantity:
479
Part Number:
S1D13305F00B
Manufacturer:
EPSON
Quantity:
2 100
Part Number:
S1D13305F00B1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305FOA
Manufacturer:
EPSON
Quantity:
3 957
S1D15A06 Series
System Bus Read/Write Characteristics 2 (For the 6800-series MPU)
Table 28
*1. This is in the case of making the access by E, setting the CS1=LOW.
*2. This is in the case of making the access by CS1, setting the E=HIGH.
*3. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle
*4. All timings are specified based on the 20 and 80% of V
*5. t
12–46
Table 29
Address hold time
Address setup time
System cycle time
Enable
Enable
Data setup time
Data hold time
Access time
Output disable time
Address hold time
Address setup time
System cycle time
Enable
Enable
Data setup time
Data hold time
Access time
Output disable time
HIGH pulse width Read
LOW pulse width
HIGH pulse width Read
LOW pulse width
time at high speed, they are specified for (tr+tf) < = (t
level.
EWLW
and t
Item
Item
EWLR
are specified for the overlap period when CS1 is at LOW (CS2=HIGH) level and E is at the HIGH
*1
*2
Read
width
width
Read
width
width
(CS2="1")
(CS2="1")
D0 to D7
D0 to D7
(Write)
(Read)
R/W
CS1
CS1
A0
E
E
D7 to D0
D7 to D0
Signal
Signal
A0,
WR
WR
A0,
E
E
t
AW6
t
r
Figure 23
Symbol
Symbol
EPSON
t
t
t
t
t
t
t
t
t
t
EWHW
t
t
EWHR
EWLW
EWHW
EWLR
EWHR
EWLW
t
t
CYC6
t
t
ACC6
t
t
EWLR
t
t
t
CYC6
t
ACC6
AW6
t
OH6
AH6
DS6
DH6
AW6
OH6
AH6
DS6
DH6
t
ACC6
EWHR
CYC6
,
DD
t
EWHW
t
-t
DS6
.
EWLW
Condition
CL=100pF
Condition
CL=100pF
-t
EWHW
t
t
t
CYC6
OH6
t
f
AH6
t
EWLR
t
DH6
[V
[V
) or (tr+tf) < = (t
,
DD
t
DD
EWLWW
=2.7V to 3.6V, Ta=–40 to 85 C]
=1.8V to 2.7V, Ta=–40 to 85 C]
1000
Min.
Min.
500
100
200
100
100
150
300
150
150
120
70
10
10
0
0
0
0
0
0
CYC6
-t
Max.
Max.
180
100
260
200
EWLR
-t
EWHR
Rev. 1.0a
Units
Units
ns
ns
).

Related parts for S1D1