S1D1 Epson Electronics America, Inc., S1D1 Datasheet - Page 489

no-image

S1D1

Manufacturer Part Number
S1D1
Description
LCD Controller-driver With Built-in Character ROM
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D12708F00A1
Manufacturer:
FREESCALE
Quantity:
11
Part Number:
S1D12A04F00A100
Manufacturer:
EPSON
Quantity:
50 000
Part Number:
S1D13005F00A
Manufacturer:
NEC
Quantity:
5
Part Number:
S1D13305F00A
Manufacturer:
EPSON
Quantity:
8 831
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
2 140
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13305F00A200
Quantity:
479
Part Number:
S1D13305F00B
Manufacturer:
EPSON
Quantity:
2 100
Part Number:
S1D13305F00B1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305FOA
Manufacturer:
EPSON
Quantity:
3 957
Table 27
Table 28
*1. This is the case of accessing by WR and RD when CS1 = LOW.
*2. This is the case of accessing by CS1 when WR and RD = LOW.
*3
*4
*5
Rev. 1.1a
Address hold time
Address setup time
System cycle time
Control LOW pulse width (Write)
Control LOW pulse width (Read)
Control HIGH pulse width (Write)
Control HIGH pulse width (Read)
Data setup time
Data hold time
RD access time
Output disable time
Address hold time
Address setup time
System cycle time
Control LOW pulse width (Write)
Control LOW pulse width (Read)
Control HIGH pulse width (Write)
Control HIGH pulse width (Read)
Data setup time
Data hold time
RD access time
Output disable time
The rise and fall times (
time at high speed, they are specified for (
All timings are specified based on the 20 and 80% of V
t
at the LOW level.
CCLW
and
Item
Item
t
CCLR
are specified for the overlap period when CS1 is at LOW (CS2= HIGH) level and WR, RD are
t
r
and
t
f
) of the input signal are specified for less than 15 ns. When using the system cycle
D0 to D7
D0 to D7
Signal
Signal
WR
WR
WR
WR
RD
RD
RD
RD
A0
A0
A0
A0
t
r
Symbol
Symbol
+
t
t
t
t
t
t
t
t
t
t
t
t
t
CCLW
CCHW
CCLW
CCHW
t
CCHR
t
CCHR
CCLR
t
t
CCLR
t
t
t
CYC8
t
ACC8
t
CYC8
t
ACC8
f
AW8
AW8
AH8
DS8
DH8
OH8
AH8
DS8
DH8
OH8
)
EPSON
(
t
CYC8
DD
Condition
CL=100pF
Condition
CL=100pF
t
.
CCLW
t
CCHW
[V
[V
) or (
DD
DD
Specification value
Specification value
=2.7V to 4.5V, Ta=–40 to 85 C]
=1.8V to 2.7V, Ta=–40 to 85 C]
1000
Min.
Min.
500
120
120
240
120
120
t
60
60
60
40
15
10
80
30
10
0
0
0
0
r
+
t
f
)
(
t
CYC8
S1D15710 Series
Max.
Max.
140
100
280
200
t
CCLR
t
CCHR
Unit
Unit
11–51
ns
ns
).

Related parts for S1D1