S1D1 Epson Electronics America, Inc., S1D1 Datasheet - Page 212

no-image

S1D1

Manufacturer Part Number
S1D1
Description
LCD Controller-driver With Built-in Character ROM
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D12708F00A1
Manufacturer:
FREESCALE
Quantity:
11
Part Number:
S1D12A04F00A100
Manufacturer:
EPSON
Quantity:
50 000
Part Number:
S1D13005F00A
Manufacturer:
NEC
Quantity:
5
Part Number:
S1D13305F00A
Manufacturer:
EPSON
Quantity:
8 831
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
2 140
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13305F00A200
Quantity:
479
Part Number:
S1D13305F00B
Manufacturer:
EPSON
Quantity:
2 100
Part Number:
S1D13305F00B1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305FOA
Manufacturer:
EPSON
Quantity:
3 957
Notes: 1. When using the system cycle time in the high-speed mode, it is limited by
Rev. 4.6
Address hold time
Address setup time
System cycle time
Control LOW pulse width (WR)
Control LOW pulse width (RD)
Control HIGH pulse width (WR)
Control HIGH pulse width (RD)
Data setup time
Data hold time
RD access time
Output disable time
Input signal change time
Address hold time
Address setup time
System cycle time
Control LOW pulse width (WR)
Control LOW pulse width (RD)
Control HIGH pulse width (WR)
Control HIGH pulse width (RD)
Data setup time
Data hold time
RD access time
Output disable time
Input signal change time
2. All signal timings are limited based on the 20% and 80% of V
3. Read/write operation is performed while CS (CS1 and CS2) is active and the RD or WR signal is in the
4. When usingin the range of V
t
LOW level.
If read/write operation is performed by the RD or WR signal while CS is active, it is determined by the
RD or WR signal timing.
If read/write operation is performed by CS while the RD or WR signal is in the low level, it is deter-
mined by the CS active timing.
CCHW
Item
Item
) or
t
r +
t
f
(
t
CYC8
t
CCLR
SS
D0 to D7
D0 to D7
A0, CS
A0, CS
Signal
Signal
= –2.4 ~ –4.5V, raise the above ratings for –2.7 ~ –4.5V equally by 30%.
WR
WR
WR
WR
RD
RD
RD
RD
t
CCHR
)
EPSON
Symbol
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
AH8
AW8
CYC8
CCLW
CCLR
CCHW
CCHR
DS8
DH8
ACC8
CH8
r,
AH8
AW8
CYC8
CCLW
CCLR
CCHW
CCHR
DS8
DH8
ACC8
CH8
r,
t
t
f
f
Conditions
Conditions
C
C
L
L
= 100pF
SS
= 100pF
voltage.
V
SS
V
= –2.7 to –4.5 V, Ta = –30 to 85 C
SS
S1D15600/601/602 Series
= –5.0 10%, Ta = –30 to 85 C
t
r +
Min.
Min.
200
172
117
450
194
394
244
t
f
44
20
10
10
10
10
22
77
20
10
10
0
0
(
t
CYC8
Max.
Max.
140
100
15
70
50
15
t
CCLW
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7–17

Related parts for S1D1