S1D1 Epson Electronics America, Inc., S1D1 Datasheet - Page 132

no-image

S1D1

Manufacturer Part Number
S1D1
Description
LCD Controller-driver With Built-in Character ROM
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D12708F00A1
Manufacturer:
FREESCALE
Quantity:
11
Part Number:
S1D12A04F00A100
Manufacturer:
EPSON
Quantity:
50 000
Part Number:
S1D13005F00A
Manufacturer:
NEC
Quantity:
5
Part Number:
S1D13305F00A
Manufacturer:
EPSON
Quantity:
8 831
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
2 140
Part Number:
S1D13305F00A1
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Company:
Part Number:
S1D13305F00A200
Quantity:
479
Part Number:
S1D13305F00B
Manufacturer:
EPSON
Quantity:
2 100
Part Number:
S1D13305F00B1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON
Quantity:
1 000
Part Number:
S1D13305F00B100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305F00B200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13305FOA
Manufacturer:
EPSON
Quantity:
3 957
S1D15300 Series
6. FUNCTIONAL DESCRIPTION
Microprocessor Interface
Interface type selection
The S1D15300 series can transfer data via 8-bit bi-directional data buses (D7 to D0) or via serial data input (SI). When HIGH or LOW is selected
for the polarity of P/S pin, either 8-bit parallel data input or serial data input can be selected as shown in Table 1. When serial data input is selected,
RAM data cannot be read out.
Parallel input
When the S1D15300 series selects parallel input (P/S = HIGH), the 8080 series microprocessor or 6800 series microprocessor can be selected
by causing the C86 pin to go HIGH or LOW as shown in Table 2.
Data Bus Signals
The S1D15300 series identifies the data bus signal according to A0, E, R/W, (RD, WR) signals.
Serial Interface (P/S is low)
The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled when CS1 is
low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset.
Serial data of D7, D6, ..., D0 is read at D7 in this sequence when serial clock (SCL) goes high. They are converted into 8-bit parallel data and
processed on rising edge of every eighth serial clock signal.
The serial data input (S1) is determined to be the display data when A0 is high, and it is control data when A0 is low. A0 is read on rising edge
of every eighth clock signal.
Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and
ambient noise. Operation checkout on the actual machine is recommended.
5–8
Common
HIGH
HIGH
LOW
LOW
C86
P/S
A0
1
1
0
0
CS1
CS2
SCL
A0
SI
Parallel input
Serial input
6800 micro-
processor bus
8080 micro-
processor bus
6800 processor
Type
Type
(R/W)
1
0
1
0
1
D7
CS1
CS1
CS1
CS1
CS1
CS1
2
D6
3
8080 processor
RD
D5
0
1
0
1
CS2
CS2
CS2
CS2
CS2
CS2
4
D4
WR
5
1
0
1
0
D3
A0
A0
A0
A0
A0
A0
6
D2
EPSON
Reads display data.
Writes display data.
Reads status.
Writes control data in internal register. (Command)
Figure 1
Table 1
Table 2
Table 3
7
RD
RD
D1
RD
RD
E
8
D0
9
WR
WR
R/W
WR
RW
D7
10
D6
C86
C86
11
Function
D0 to D7
D0 to D7
D0 to D7
D5
12
“–” must always be HIGH or LOW.
D4
D7
D7
SI
13
D3
14
SCL
D2
D6
D6
D1
D0 to D5
D0 to D5
Rev.1.4
(HZ)

Related parts for S1D1