ST72T774J9B1 STMicroelectronics, ST72T774J9B1 Datasheet - Page 26

• Manufacturer Part Number: ST72T774J9B1
• Manufacturer: STMicroelectronics

Specifications of ST72T774J9B1

• Cpu Family: ST7
• Device Core Size: 8b
• Frequency (max): 24MHz
• Interface Type: I2C/USB
• Program Memory Type: EPROM
• Program Memory Size: 60KB
• Total Internal Ram Size: 1KB
• # I/os (max): 31
• Number Of Timers - General Purpose: 1
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4V
• On-chip Adc: 1-chx8-bit
• On-chip Dac: 1-chx8-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 42
• Package Type: SPDIP
• Lead Free Status / Rohs Status: Specific Sites Compliant

ST72774/ST727754/ST72734
3.5 MISCELLANEOUS REGISTER
MISCELLANEOUS REGISTER (MISCR)
Address: 0009h — Read/Write
Reset Value: 0001 0000 (10h)
Bit 7= VSYNCSEL DDC1 VSYNC Selection.
This bit is set and cleared by software. It is used to
choose the VSYNC signal in DDC1 mode.
0: VSYNCI selected
1: VSYNCI2 selected
Note: VSYNCI 2 is only available for the DDC cell,
not for the SYNC processor cell.
Bit 6= FLY_SYN Flyback or Synchro Switch.
This bit is set and cleared by software. It is used to
choose the signals the Timing Measurement Unit
(TMU) will analyse.
0: horizontal and vertical synchro outputs analysis
1: horizontal and vertical Flyback inputs analysis
Bit 5= HSYNCDIVEN HSYNCDIV Enable.
This bit is set and cleared by software. It is used to
enable the output of the HSYNCO output on PC0.
0: HSYNCDIV disabled
1:HSYNCDIV enabled
26/144
VSYNC
SEL
7
FLY_S
YN
HSYNC
DIVEN
FAST ITBLAT ITALAT ITBITE ITAITE
0
Bit 4= FAST Fast Mode.
This bit is set and cleared by software. It is used to
select the external clock frequency. If the external
clock frequency is 12 MHz, this bit must be at 0,
else if the external frequency is 24 MHz, this bit
must be at 1.
Bit 3= ITBLAT Falling Edge Detector Latch.
This bit is set by hardware when a falling edge
occurs on pin ITB/PD4 in Port D. An interrupt is
generated if ITBITE=1and the I bit in the CC
register = 0. It is cleared by software.
0: No falling edge detected on ITB
1: Falling edge detected on ITB
Bit 2= ITALAT Falling Edge Detector Latch.
This bit is set by hardware when a falling edge
occurs on pin ITA/PD3 in Port D. An interrupt is
generated if ITAITE=1and the I bit in the CC
register = 0. It is cleared by software.
0: No falling edge detected on ITA
1: Falling edge detected on ITA
Bit 1= ITBITE ITB Interrupt Enable .
This bit is set and cleared by software.
0: ITB interrupt disabled
1: ITB interrupt enabled
Bit 0= ITAITE ITA Interrupt Enable .
This bit is set and cleared by software.
0: ITA interrupt disabled
1: ITA interrupt enabled