PI7C7300ANAE Pericom Semiconductor, PI7C7300ANAE Datasheet - Page 92

no-image

PI7C7300ANAE

Manufacturer Part Number
PI7C7300ANAE
Description
IC PCI-PCI BRIDGE 3PORT 272-BGA
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C7300ANAE

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
272-PBGA
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C7300ANAE
Manufacturer:
Pericom
Quantity:
10 000
15
15.1
BRIDGE BEHAVIOR
A PCI cycle is initiated by asserting the FRAME# signal. In a bridge, there are a number
of possibilities. Those possibilities are summarized in the table below:
BRIDGE ACTIONS FOR VARIOUS CYCLE TYPES
Bit
19
21:20
22
23
31:24
Initiator
Master on Primary
Master on Primary
Master on Primary
Master on Secondary
Master on Secondary
Master on Secondary
LED ON/OFF
Not Available
Reserved
Function
ENUM# Status –
Extraction
ENUM# Status –
Insertion
Type
R/W
R/O
R/W
R/W
R/O
Page 92 OF 109
Target
Target on Primary
Target on Secondary
Target not on Primary nor
Secondary Port
Target on the same
Secondary Port
Target on Primary or the
other Secondary Port
Target not on Primary nor
the other Secondary Port
Description
LOO signal (LED on/off)
0: LED on
1: LED off
Reset to 0
Not Used. Returns 0 when read. Reset to 0
0: ENUM# asserted
1: ENUM# not asserted
Reset to 0
0: ENUM# asserted
1: ENUM# not asserted
Reset to 0
Reserved. Returns 0 when read. Reset to 0
3-PORT PCI-TO-PCI BRIDGE
Response
PI7C7300A does not respond. It detects
this situation by decoding the address as
well as monitoring the P_DEVSEL# for
other fast and medium devices on the
Primary Port.
PI7C7300A asserts P_DEVSEL#,
terminates the cycle normally if it is able
to be posted, otherwise return with a retry.
It then passes the cycle to the appropriate
port. When the cycle is complete on the
target port, it will wait for the initiator to
repeat the same cycle and end with normal
termination.
PI7C7300A does not respond and the
cycle will terminate as master abort.
PI7C7300A does not respond.
PI7C7300A asserts S1_DEVSEL# or
S2_DEVSEL#, terminates the cycle
normally if it is able to be posted,
otherwise returns with a retry. It then
passes the cycle to the appropriate port.
When cycle is complete on the target port,
it will wait for the initiator to repeat the
same cycle and end with normal
termination.
PI7C7300A does not respond.
ADVANCE INFORMATION
09/25/03 Revision 1.09
PI7C7300A

Related parts for PI7C7300ANAE