TSI148-133CL IDT, Integrated Device Technology Inc, TSI148-133CL Datasheet - Page 100

• Manufacturer Part Number: TSI148-133CL
• Description: IC PCI-VME BRIDGE 456PBGA
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: Tsi148&Trade;r

Specifications of TSI148-133CL

• Applications: PCI-to-VME Bridge
• Interface: PCI
• Voltage - Supply: 3.3V
• Package / Case: 456-PBGA
• Mounting Type: Surface Mount
• Package Type: BGA
• Rad Hardened: No
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 800-1906

4. DMA Interface > Direction of Data Movement
4.5
4.5.1
100
Direction of Data Movement
There are four possible directions for data movement within a transfer.
•
•
•
•
•
•
PCI/X-to-VME
The Tsi148 DMA controllers support PCI/X-to-VME DMA transactions.
Example DMA PCI/X-to-VME Transaction
In this example, there is a DMA transaction between the PCI/X bus and VMEbus. The
following list, and
1. Program the registers in the LCSR group.
PCI/X-to-VME: Data is read from PCI/X and written to the VMEbus. The PCI/X Master
fills the DMA buffer at the same time the VME Master empties the DMA buffer.
VME-to-PCI/X: Data is read from the VMEbus and written to the PCI/X bus. The VME
Master fills the DMA buffer at the same time that the PCI/X Master empties the DMA
buffer.
PCI/X-to-PCI/X: Data is read from the PCI/X bus and written back sometime later to the
PCI/X bus. The PCI/X Master fills the DMA buffer to a certain point, after which the
PCI/X Master empties the DMA buffer.
VME-to-VME: Data is read from the VMEbus and written back sometime later to the
VMEbus. The VME Master fills the DMA buffer to a certain point, after which the
VMEbus Master empties the DMA buffer.
Data Pattern to VME: A data pattern is written into the DMA buffer and then written to
the VMEbus. The pattern generator fills the DMA buffer at the same time that the VME
Master empties the DMA buffer. The data pattern can either be a fixed pattern or an
incrementing pattern. For data pattern programming information refer to
on page
Data Pattern to PCI/X: A data pattern is written into the DMA buffer and then written to
the PCI/X bus. The pattern generator fills the DMA buffer at the same time that the
PCI/X Master empties the DMA buffer. The data pattern can either be a fixed pattern or
an incrementing pattern. For data pattern programming information refer to
Section 10.4.89 on page
— The DMA registers set-up the following information:
–
–
349.
Source and destination buses, and starting address
Mode of operation
Figure 20
349.
and
Figure
21, show the steps taken in the DMA transaction.
Tsi148 PCI/X-to-VME Bus Bridge User Manual
80A3020_MA001_13
Section 10.4.89