Z84C0010PEG Zilog, Z84C0010PEG Datasheet - Page 73

IC 10MHZ Z80 CMOS CPU 40-DIP

Z84C0010PEG

Manufacturer Part Number
Z84C0010PEG
Description
IC 10MHZ Z80 CMOS CPU 40-DIP
Manufacturer
Zilog
Series
Z80r
Datasheets

Specifications of Z84C0010PEG

Processor Type
Z80
Features
Enhanced Z80 Microprocessor/CPU
Speed
10MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Core Size
8bit
Cpu Speed
10MHz
Digital Ic Case Style
DIP
No. Of Pins
40
Operating Temperature Range
-40°C To +100°C
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
100°C
Rohs Compliant
Yes
Processor Series
Z84C0xx
Core
Z80
Data Bus Width
8 bit
Program Memory Size
64 KB
Maximum Clock Frequency
10 MHz
Operating Supply Voltage
0 V to 5 V
Maximum Operating Temperature
+ 100 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
Base Number
84
Clock Frequency
10MHz
Frequency Typ
10MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3898
Z84C0010PEG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z84C0010PEG
Manufacturer:
Zilog
Quantity:
110
Part Number:
Z84C0010PEG
Manufacturer:
Zilog
Quantity:
203
Part Number:
Z84C0010PEG
Manufacturer:
ZILOG
Quantity:
20 000
UM008005-0205
Loading a memory location using indexed addressing for the destination
and immediate addressing for the source requires four bytes. For example,
LD (IX - 15), 21H
appears as:
Notice that with any indexed addressing the displacement always follows
directly after the Op Code.
Table 7 specifies the 16-bit load operations. The extended addressing
feature covers all register pairs. Register indirect operations specifying
the stack pointer are the
these instructions is
that the stack pointer is automatically decremented and incremented as
each byte is pushed onto or popped from the stack respectively. For
example, the instruction
Op Code of
Decrement SP
LD (SP), A
Decrement SP
LD (SP), F
The external stack now appears as:
Address A
A+1
A+2
A+3
DD
F1
36
21
F5H
Op Code
One or Two Bytes
Displacement (-15 in Signed
Two’s Complement
Operand to Load
. During execution, this sequence is generated:
PUSH
PUSH
PUSH AF
and
POP
and
. These differ from other 16-bit loads in
POP
is a single byte instruction with the
instructions. The mnemonic for
Z80 CPU Instruction Description
User’s Manual
Z80 CPU
53

Related parts for Z84C0010PEG