Z84C0010PEG Zilog, Z84C0010PEG Datasheet - Page 36

• Manufacturer Part Number: Z84C0010PEG
• Description: IC 10MHZ Z80 CMOS CPU 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z84C0010PEG

• Processor Type: Z80
• Features: Enhanced Z80 Microprocessor/CPU
• Speed: 10MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Core Size: 8bit
• Cpu Speed: 10MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Operating Temperature Range: -40°C To +100°C
• Svhc: No SVHC (18-Jun-2010)
• Operating Temperature Max: 100°C
• Rohs Compliant: Yes
• Processor Series: Z84C0xx
• Core: Z80
• Data Bus Width: 8 bit
• Program Memory Size: 64 KB
• Maximum Clock Frequency: 10 MHz
• Operating Supply Voltage: 0 V to 5 V
• Maximum Operating Temperature: + 100 C
• Mounting Style: Through Hole
• Minimum Operating Temperature: - 40 C
• Base Number: 84
• Clock Frequency: 10MHz
• Frequency Typ: 10MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3898; Z84C0010PEG

16
UM008005-0205
Z80 CPU
User’s Manual
MREQ, RD
WR. IORQ,
A
BUSREQ
Interrupt Request/Acknowledge Cycle
BUSACK
D
15
7
RFSH
— D
— A
CLK
0
0
are transferred under DMA control. During a bus request cycle, the CPU
cannot be interrupted by either an NMI or an INT signal.
Figure 8.
Figure 9 illustrates the timing associated with an interrupt cycle. The CPU
samples the interrupt signal (INT) with the rising edge of the last clock at the
end of any instruction. The signal is not accepted if the internal CPU
software controlled interrupt enable flip-flop is not set or if the BUSREQ
signal is active. When the signal is accepted, a special M1 cycle is
generated. During this special M1 cycle, the IORQ signal becomes active
(instead of the normal MREQ) to indicate that the interrupting device can
place an 8-bit vector on the data bus. Two wait states are automatically
added to this cycle. These states are added so that a ripple priority interrupt
scheme can be easily implemented. The two wait states allow sufficient time
for the ripple signals to stabilize and identify which
I/O device must insert the response vector. Refer to Chapter 6 for details on
how the interrupt response vector is utilized by the CPU.
Bus Request/Acknowledge Cycle
Sample
Any M Cycle
Last T State
T
X
Bus Available Status
Sample
Floating
T
X
T
X
Overview
T
1