DS3170 Maxim Integrated Products, DS3170 Datasheet - Page 227

no-image

DS3170

Manufacturer Part Number
DS3170
Description
Network Controller & Processor ICs DS3-E3 Single-Chip T ransceiver T3-E3 Fra
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3170
Manufacturer:
DS
Quantity:
159
Part Number:
DS3170
Manufacturer:
DS
Quantity:
2 870
Part Number:
DS3170
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3170+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3170N
Manufacturer:
DS
Quantity:
3 283
Part Number:
DS3170N
Quantity:
737
Part Number:
DS3170N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3170N+
Manufacturer:
MAXIM
Quantity:
301
Part Number:
DS3170N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3170N+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
16.6 JTAG Interface AC Characteristics
All AC timing characteristics are specified with a 50 pF capacitive load on JTDO pin and 25 pF capacitive load on
all other digital output pins, V
The voltage threshold for all timing measurements is VDD/2. The generic timing definitions shown in
Figure
Table 16-14. JTAG Interface Timing
(V
Note 1:
Note 2:
Note 3:
JTCLK
JTCLK
JTCLK
JTMS and JTDI
JTMS and JTDI
JTDO
JTDO
JTDO
Any digital output
Any digital output
Any digital output
Any digital output
Any digital output
Any digital output
DD
= 3.3V ±5%, T
NAME(S)
SIGNAL
16-2,
Change during Update-DR state.
Change during Update-IR state to or from EXTEST mode.
Change during Update-IR state to or from HIZ mode.
Figure
j
16-3, and
= -40°C to +125°C.)
SYMBOL
f1
t2
t3
t5
t6
t7
t8
t9
t7
t7
t8
t9
t8
t9
IH
Figure 16-4
= 2.4V and V
Clock Frequency (1/t1)
Clock High or Low Period
Rise/Fall Times
Hold Time from JTCLK Rising Edge
Setup Time to JTCLK Rising Edge
Delay from JTCLK Falling Edge
Delay out of Hi Z from JTCLK Falling Edge
Delay to Hi Z from JTCLK Falling Edge
Delay from JTCLK Falling Edge
Delay from JTCLK Rising Edge
Delay out of Hi Z from JTCLK Falling Edge
Delay into Hi Z from JTCLK Falling Edge
Delay out of Hi Z from JTCLK Rising Edge
Delay into Hi Z from JTCLK Rising Edge
apply to this
IL
DESCRIPTION
= 0.8. The voltage threshold for all timing measurements is VDD/2.
227 of 230
interface.
DS3170 DS3/E3 Single-Chip Transceiver
MIN
20
10
10
0
0
0
0
0
0
0
0
0
0
TYP MAX UNITS NOTES
10
20
20
20
20
20
20
20
20
20
5
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Figure
16-1,
2, 3
2, 3
1
2
1
1

Related parts for DS3170