ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 94

IC,Battery Management,LLCC,48PIN,PLASTIC

ADUC7034BCPZ-RL

Manufacturer Part Number
ADUC7034BCPZ-RL
Description
IC,Battery Management,LLCC,48PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet

Specifications of ADUC7034BCPZ-RL

Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
48-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADuC7034
GPIO Port1 Clear Register
Name:
Address:
Access:
Function:
Table 68. GP1CLR MMR Bit Designations
Bit
31 to 18
17
16
15 to 0
GPIO Port2 Clear Register
Name:
Address:
Access:
Function:
Table 69. GP2CLR MMR Bit Designations
Bit
31 to 23
22
21
20 to 18
17
16
15 to 0
GP1CLR
0xFFFF0D38
Write only
This 32-bit MMR allows user code to individually bit-address external GPIO pins to clear them low only. User code can
accomplish this using the GP1CLR MMR without having to modify or maintain the status of the GPIO pins (as user code
requires when using GP1DAT).
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port1.1 clear bit.
Set to 1 by user code to clear the external GPIO_6 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_6 pin.
Port1.0 clear bit.
Set to 1 by user code to clear the external GPIO_5 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_5 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
GP2CLR
0xFFFF0D48
Write only
This 32-bit MMR allows user code to individually bit-address external GPIO pins to clear them low only. User code can
accomplish this using the GP2CLR MMR without having to modify or maintain the status of the GPIO pins (as user code
requires when using GP2DAT).
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port2.6 clear bit.
Set to 1 by user code to clear the external GPIO_13 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_8 pin.
Port2.5 clear bit.
Set to 1 by user code to clear the external GPIO_12 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_7 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Port2.1 clear bit.
Set to 1 by user code to clear the external GPIO_8 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_8 pin.
Port2.0 clear bit.
Set to 1 by user code to clear the external GPIO_7 pin low.
Clearing this bit to 0 via user software has no effect on the external GPIO_7 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Rev. B | Page 94 of 136

Related parts for ADUC7034BCPZ-RL