ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 119

• Manufacturer Part Number: ADUC7034BCPZ-RL
• Description: IC,Battery Management,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7034BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

LIN Hardware Synchronization Control Register 0
Name:
Address:
Default Value:
Access:
Function:
Table 92. LHSCON0 MMR Bit Designations
Bit
16 to 13
12
11
10
9
8
7
Description
Reserved. These bits are reserved for future use and should be written as 0 by user software.
Rising edge detected interrupt disable.
Mode
BSD Mode
LIN Mode
Break timer compare interrupt disable.
Set to 1 to disable the break timer compare interrupt.
Cleared to 0 to enable the break timer compare interrupt.
Break timer error interrupt disable.
Set to 1 to disable the break timer error interrupt.
Cleared to 0 to enable the break timer error interrupt.
LIN transceiver, standalone test mode.
Set to 1 by user code to enable external GPIO_7 and GPIO_8 pins to drive the LIN transceiver TxD and LIN transceiver RxD,
respectively, independent of the UART. The functions of GPIO_7 and GPIO_8 should first be configured by user code via the GPIO
Function Select Bit 0 and GPIO Function Select Bit 4 in the GP2CON register.
Cleared to 0 by user code to operate the LIN in normal mode; it is driven directly from the on-chip UART.
Gate UART/BSD R/W bit.
Mode
UART Mode
BSD Read Mode
BSD Write Mode
Sync timer stop edge type bit.
Set to 1 by user code to stop the sync timer on the rising edge count configured through the LHSCON1[7:4] register.
Cleared to 0 by user code to stop the sync timer on the falling edge count configured through the LHSCON1[7:4] register.
LHSCON0
0xFFFF0784
0x0000
Read/write
The LHS control register is a 16-bit register that is used in conjunction with the LHSCON1 register to configure the LIN
mode of operation.
1
1
Description
Set to 1 to disable the rising edge detected interrupt.
Cleared to 0 to enable the break rising edge detected interrupt.
Set to 1 to enable the rising edge detected interrupt.
Cleared to 0 to disable the break rising edge detected interrupt.
Description
Set to 1 by user code to disable the internal UART RxD (receive data) by gating it high until both the
break field and the subsequent LIN sync byte are detected. This ensures that during break or sync field
periods the UART does not receive any spurious serial data, which would have to be flushed out of the
UART before valid data fields could be received.
Cleared to 0 by user code to enable the internal UART RxD (receive data) after the break field and the
subsequent LIN sync byte have been detected so that the UART can receive the subsequent LIN data fields.
Set to 1 by user code to enable the generation of a break condition interrupt (LHSSTA[0]) on a rising
edge of the BSD bus. The break timer (LHSVAL1) starts counting on the falling edge and stops counting
on the rising edge, where an interrupt is generated, allowing user code to determine if a 0, 1, or sync
pulse width has been received. The break timer generates an interrupt if the value in the LIN break timer
(LHSVAL1 read value) equals the break timer compare value (LHSVAL1 write value) and if the break timer
overflows. This configuration can be used in BSD read mode to detect fault conditions on the BSD bus.
Cleared to 0 by user code to disable the generation of break condition interrupts on a rising edge of the
BSD bus. The LHS compare interrupt (LHSSTA[3]) is used to determine when the MCU should release the
BSD bus when transmitting data. If the break condition interrupt is still enabled, it generates an unwanted
interrupt as soon as the BSD bus is deasserted. As in BSD read mode, the break timer stops counting on
a rising edge; therefore, the break timer can also be used in this mode to allow user code to confirm the
pulse width in transmitted data bits.
Rev. B | Page 119 of 136
ADuC7034