ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 88

• Manufacturer Part Number: ADUC7034BCPZ-RL
• Description: IC,Battery Management,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7034BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADuC7034
GPIO Port2 Control Register
Name:
Address:
Default Value:
Access:
Function:
Table 60. GP2CON MMR Bit Designations
Bit
31 to 25
24
23 to 21
20
19 to 17
16
15 to 5
4
3 to 1
0
GP2CON
0xFFFF0D08
0x01000000
Read/write
This 32-bit MMR selects the pin function for each Port2 pin.
Description
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_13 function select bit.
Set to 1 by user code to route the STI data output to the STI pin.
Cleared to 0 by user code, and then the STI data is not routed to the external STI pin even if the STI interface is enabled
correctly.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_12 function select bit.
Set to 1 by user code to route the UART TxD (transmit data) to the LIN/BSD data pin. This configuration is used in LIN mode.
Cleared to 0 by user code to route the LIN/BSD transmit data to an internal general-purpose I/O (GPIO_12) pad that can
then be written via the GP2DAT MMR. This configuration is used in BSD mode to allow user code to write output data to
the BSD interface, and it can also be used to support diagnostic write capability to the high voltage I/O pins (see
HVCFG1[2:0]).
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_11 function select bit.
Set to 1 by user code to route input data from the LIN/BSD interface to both the LIN/BSD hardware timing/synchronization
logic and to the UART RxD (receive data). This mode must be configured by user code when using LIN or BSD modes.
Cleared to 0 by user code to internally disable the LIN/BSD input data path. In this configuration, GPIO_11 is used to
support diagnostic readback on all external high voltage I/O pins (see HVCFG1[2:0]).
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_8 function select bit.
Set to 1 by user code to route the LIN/BSD input data to the GPIO_8 pin. This mode can be used to drive the LIN
transceiver interface as a standalone component without any interaction from MCU or UART.
Cleared to 0 by user code to configure the GPIO_8 pin as a general-purpose I/O (GPIO) pin.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_7 function select bit.
Set to 1 by user code to route data driven into the GPIO_7 pin through the on-chip LIN transceiver to be output at the
LIN/BSD pin. This mode can be used to drive the LIN transceiver interface as a standalone component without any
interaction from MCU or UART.
Cleared to 0 by user code to configure the GPIO_7 pin as a general-purpose I/O (GPIO) pin.
Rev. B | Page 88 of 136