ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 114

• Manufacturer Part Number: ADUC7034BCPZ-RL
• Description: IC,Battery Management,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7034BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADuC7034
SERIAL TEST INTERFACE
The ADuC7034 incorporates single-pin serial test interface
(STI) ports that can be used for end-customer evaluation or
diagnostics of finished production units.
The STI port transmits from 1 to 6 bytes of data in 12-bit packets.
As shown in Figure 43, each transmission packet includes a
start bit, the transmitted byte (eight bits), a parity bit, and two
stop bits. The STI data is transmitted on the STI pin, and the
baud rate is determined by the overflow rate of Timer4.
The STI port is configured and controlled via six MMRs.
•
•
•
•
•
•
SERIAL TEST INTERFACE REGISTERS
Serial Test Interface Key0 Register
Name:
Address:
Access:
Function:
Serial Test Interface Key1 Register
Name:
Address:
Access:
Function:
STIKEY0: Serial Test Interface Key 0
STIKEY1: Serial Test Interface Key 1
STIDAT0: Data0 (16-bit) holds two bytes
STIDAT1: Data1 (16-bit) holds two bytes
STIDAT2: Data2 (16-bit) holds two bytes
STICON: Controls the serial test interface
STIKEY0
Write only
The STIKEY0 MMR is used in conjunction with
the STIKEY1 MMR to protect the STICON MMR.
STIKEY0 must be written with 0x0007 immediately
before any attempt is made to write to STICON.
STIKEY1 must be written with 0x00B9 immediately
after STICON is written to ensure that the STICON
write sequence has completed successfully. If
STIKEY0 is not written, is written out of sequence,
or is written incorrectly, any subsequent write to
the STICON MMR is ignored.
STIKEY1
Write only
The STIKEY1 MMR is used in conjunction with
the STIKEY0 MMR to protect the STICON MMR.
STIKEY1 must be written with 0x00B9
immediately after any attempt is made to write to
STICON. STIKEY0 must be written with 0x0007
immediately before STICON is written to ensure that
0xFFFF0880
0xFFFF0888
Figure 43. Serial ADC Test Interface Example, 3-Byte Transmission
PARITY BIT
STI BYTE0
Rev. B | Page 114 of 136
START BIT
STI BYTE1
Serial T
N
Address:
Default V
Access:
Function:
Serial T
Name:
Address:
Default V
Access:
Function:
Serial T
Name:
Address:
Default V
Access:
Function:
ame:
est Inte
est Inte
est Inte
alue:
alue:
alue:
PARITY BIT
WITH TWO STOP BITS
STI BYTE2
the STICON write sequence has completed
successfully. If STIKEY1 is not written, is written
out of sequence, or is written incorrectly, any
previous write to the STICO
rface Data
rface Data
rface Data
STIDAT0
0xFFFF0
0x0000
Read/write
The STIDAT0 MMR is a 16-bit register that
holds the first and second data bytes that are to
be transmitted on the STI pin as soon as the STI
port is enabled. The first byte to be transm
occupies Bits[7:0], an
occupies Bits[15:8].
STIDAT1
0xFFFF0
0x0000
Read/write
The STIDAT1 MMR is a 16-bit register that
holds the third and fourth data bytes that are to
be transmitted on the STI pin when the STI po
is enabled. The third byte to be transmit
occupies Bits[7:0], an
occupies Bits[15:8].
STIDAT2
0xFFFF0
0x0000
Read/write
The STIDAT2 MMR is a 16-bit register that is
used to hold the fifth and sixth data bytes that
are to be transmitted on the STI pin whe
STI port is enabled. The fifth byte to be
transmitted occupies Bits
byte occupies Bits[15:8].
88C
890
894
0 Register
1 Register
2 Register
d the second byte
d the fourth byte
N MMR is ignored.
[7:0], and the sixth
ted
n the
itted
rt