ADUC7034BCPZ-RL Analog Devices Inc, ADUC7034BCPZ-RL Datasheet - Page 44

• Manufacturer Part Number: ADUC7034BCPZ-RL
• Description: IC,Battery Management,LLCC,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7034BCPZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 115°C
• Package / Case: 48-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Bit
15
14
13
12
11 to 5
4
3
2
ADuC7034
ADC MMR INTERFACE
The ADC is controlled and configured through several MMRs
that are described in detail in the ADC Status Register to Low
Power Voltage Reference Scaling Factor Registersections.
All bits defined in the top eight MSBs (Bits[15:8]) of the
ADCSTA MMR are used as flags only and do not generate
interrupts. All bits defined in the lower eight LSBs (Bits[7:0]) of
this MMR are logic OR’ e d to produce a single ADC interrupt to
the MCU core. In response to an ADC interrupt, user code
should interrogate the ADCSTA MMR to determine the source
of the interrupt. Each ADC interrupt source can be individually
masked via the ADCMSKI MMR described in ADC Interrupt
Mask Register section.
All ADC result ready bits are cleared by a read of the ADC0DAT
MMR. If the current channel ADC is not enabled, all ADC
result ready bits are cleared by a read of the ADC1DAT or
ADC2DAT MMR. To ensure that I-ADC and V-/T-ADC
conversion data are synchronous, user code should first read
Table 34. ADCSTA MMR Bit Designations
Set by hardware as soon as a valid temperature conversion result is written in the temperature data register (ADC2DAT MMR)
if the temperature channel ADC is enabled. It is also set at the end of a calibration.
Cleared by reading either ADC2DAT or ADC0DAT.
Description
ADC calibration status.
Set automatically in hardware to indicate that an ADC calibration cycle has been completed.
Cleared after ADCMDE is written to.
ADC temperature conversion error.
Set automatically in hardware to indicate that a temperature conversion overrange or underrange has occurred. The
conversion result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) temperature conversion result is written to the ADC2DAT register.
ADC voltage conversion error.
Set automatically in hardware to indicate that a voltage conversion overrange or underrange has occurred. The conversion
result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
ADC current conversion error.
Set automatically in hardware to indicate that a current conversion overrange or underrange has occurred. The conversion
result is clamped to negative full scale (underrange error) or positive full scale (overrange error) in this case.
Cleared when a valid (in-range) current conversion result is written to the ADC0DAT register.
Not used. These bits are reserved for future functionality and should not be monitored by user code.
Current channel ADC comparator threshold. This bit is only valid if the current channel ADC comparator is enabled via
the ADCCFG MMR.
Set by hardware if the absolute value of the I-ADC conversion result exceeds the value written in the ADC0TH MMR;
however, if the ADC threshold counter is used (ADC0TCL), this bit is set only when the specified number of I-ADC
conversions equals the value in the ADC0THV MMR.
Cleared by a reconfiguration of the ADC or if the comparator threshold is disabled.
Current channel ADC overrange bit. This bit is updated every 125 μs.
Set by hardware if the I-ADC input is approximately more than 30% overrange and the overrange detect function is
enabled via the ADCCFG MMR.
Cleared by software only when ADCCFG[2] is cleared to disable the function or when the ADC gain is changed via the
ADC0CON MMR.
Temperature conversion result ready bit.
Rev. B | Page 44 of 136
the ADC1DAT MMR and then read the ADC0DAT MMR.
New ADC conversion results are not written to the ADCxDAT
MMRs unless the respective ADC result ready bits are first cleared.
The only exception to this rule is that the data conversion result
updates when the ARM core is powered down. In this mode,
the ADCxDAT registers always contain the most recent ADC
conversion result, even if the ready bits have not been cleared.
ADC Status Register
Name:
Address:
Default Value:
Access:
Function:
ADCSTA
0xFFFF0500
0x0000
Read only
This read only register holds general status
information related to the mode of operation
or current status of the ADuC7034 ADCs.