UPD78F1001GA-HAA-AX Renesas Electronics America, UPD78F1001GA-HAA-AX Datasheet - Page 783

• Manufacturer Part Number: UPD78F1001GA-HAA-AX
• Description: MCU 16BIT 78K0R/KX3-L 44-TQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3-Lr

Specifications of UPD78F1001GA-HAA-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 36
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Kx3-L
written to the IICA shift register (IICA), and the transmitting side cancels the wait state when data is written to the IICA
register.
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
(2) When master and slave devices both have a nine-clock wait
Remark
A wait may be automatically generated depending on the setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0).
Normally, the receiving side cancels the wait state when bit 5 (WREL) of the IICCTL0 register is set to 1 or when FFH is
The master device can also cancel the wait state via either of the following methods.
• By setting bit 1 (STT) of the IICCTL0 register to 1
• By setting bit 0 (SPT) of the IICCTL0 register to 1
Transfer lines
(master transmits, slave receives, and ACKE = 1)
Master
Slave
ACKE:
WREL: Bit 5 of IICA control register 0 (IICCTL0)
ACKE
SDA0
SCL0
SCL0
SCL0
IICA
IICA
Bit 2 of IICA control register 0 (IICCTL0)
H
Generate according to previously set ACKE value
D2
6
6
Master and slave both wait
after output of ninth clock
D1
7
7
D0
8
8
Figure 15-20. Wait (2/2)
ACK
9
9
Wait from
master and
slave
Wait from slave
IICA data write (cancel wait)
1
CHAPTER 15 SERIAL INTERFACE IICA
D7
1
FFH is written to IICA or WREL is set to 1
D6
2
2
D5
3
3
783