UPD78F1001GA-HAA-AX Renesas Electronics America, UPD78F1001GA-HAA-AX Datasheet - Page 581

no-image

UPD78F1001GA-HAA-AX

Manufacturer Part Number
UPD78F1001GA-HAA-AX
Description
MCU 16BIT 78K0R/KX3-L 44-TQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3-Lr
Datasheet

Specifications of UPD78F1001GA-HAA-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
36
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1001GA-HAA-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
78K0R/Kx3-L
14.1 Functions of Serial Array Unit
14.1.1 3-wire serial I/O (CSI00, CSI01, CSI10, CSI20, CSI40, CSI41)
3-wire serial communication is clocked communication performed by using three communication lines: one for the serial
clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).
Communication.
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
Each serial interface supported by the 78K0R/Kx3-L has the following features.
Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel.
For details about the settings, see 14.5 Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20, CSI40, CSI41)
[Data transmission/reception]
[Clock control]
[Interrupt function]
[Error detection flag]
• Data length of 7 or 8 bits
• Phase control of transmit/receive data
• MSB/LSB first selectable
• Level setting of transmit/receive data
• Master/slave selection
• Phase control of I/O clock
• Setting of transfer period by prescaler and internal counter of each channel
• Maximum transfer rate
• Transfer end interrupt/buffer empty interrupt
• Overrun error
Note
During master communication: Max. f
Use the clocks within a range satisfying the SCK cycle time (t
ELECTRICAL SPECIFICATIONS (78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L) or CHAPTER 31
ELECTRICAL SPECIFICATIONS (78K0R/KF3-L, 78K0R/KG3-L)).
CLK
/4, during slave communication: Max. f
CHAPTER 14 SERIAL ARRAY UNIT
KCY
) characteristics (see CHAPTER 30
MCK
/6
Note
581

Related parts for UPD78F1001GA-HAA-AX