ATSAM3S4CA-AU Atmel, ATSAM3S4CA-AU Datasheet - Page 714

IC MCU 32BIT 256KB FLASH 100LQFP

ATSAM3S4CA-AU

Manufacturer Part Number
ATSAM3S4CA-AU
Description
IC MCU 32BIT 256KB FLASH 100LQFP
Manufacturer
Atmel
Series
SAM3Sr
Datasheets

Specifications of ATSAM3S4CA-AU

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
64MHz
Connectivity
EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
79
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 1.95 V
Data Converters
A/D 16x10/12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Controller Family/series
ATSAM3S
No. Of I/o's
79
Ram Memory Size
48KB
Cpu Speed
64MHz
No. Of Timers
6
Rohs Compliant
Yes
Processor Series
ATSAM3x
Core
ARM Cortex M3
3rd Party Development Tools
JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
ATSAM3S-EK
Cpu Family
AT91
Device Core
ARM Cortex-M3
Device Core Size
32b
Frequency (max)
64MHz
Total Internal Ram Size
48KB
# I/os (max)
79
Number Of Timers - General Purpose
6
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (max)
1.95/3.6V
Operating Supply Voltage (min)
1.62V
On-chip Adc
16-chx12-bit
On-chip Dac
2-chx12-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATSAM3S4CA-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATSAM3S4CA-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATSAM3S4CA-AUR
Manufacturer:
Atmel
Quantity:
10 000
33.7.8.7
Figure 33-40. Test Modes
33.7.8.8
33.7.8.9
714
714
WRITE BUFFER
DATA 0
DATA N
|
|
|
|
SAM3S Preliminary
SAM3S Preliminary
Receiver Timeout
Normal Mode
Automatic Echo Mode
(Peripheral) DMA
Controller
reception but only a low level. However, this low level must be present on the slave select line
(NSS) at least 1 Tbit before the first serial clock cycle corresponding to the MSB bit.
Because the receiver baudrate clock is active only during data transfers in SPI Mode, a receiver
timeout is impossible in this mode, whatever the Time-out value is (field TO) in the Time-out
Register (US_RTOR).
The USART can be programmed to operate in three different test modes. The internal loopback
capability allows on-board diagnostics. In the loopback mode the USART interface pins are dis-
connected or not and reconfigured for loopback internally or externally.
Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD
pin.
Figure 33-41. Normal Mode Configuration
Automatic echo mode allows bit-by-bit retransmission. When a bit is received on the RXD pin, it
is sent to the TXD pin, as shown in
the TXD pin. The RXD pin is still connected to the receiver input, thus the receiver remains
active.
Figure 33-42. Automatic Echo Mode Configuration
APB bus
TXRDY
LIN CONTROLLER
USART3
Transmitter
Transmitter
Receiver
Receiver
Figure
READ BUFFER
DATA N
DATA 0
|
|
|
|
33-42. Programming the transmitter has no effect on
(Peripheral) DMA
Controller
RXD
TXD
RXD
TXD
APB bus
RXRDY
6500C–ATARM–8-Feb-11
6500C–ATARM–8-Feb-11
NACT = SUBSCRIBE
LIN CONTROLLER
USART3

Related parts for ATSAM3S4CA-AU