ATMEGA128-16MN Atmel, ATMEGA128-16MN Datasheet - Page 117

• Manufacturer Part Number: ATMEGA128-16MN
• Description: MCU AVR 128KB FLASH 16MHZ 64QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA128-16MN

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-MLF®, 64-QFN
• Processor Series: ATMEGA128x
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 4 KB
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
• For Use With: ATSTK600 - DEV KIT FOR AVR/AVR32ATSTK501 - ADAPTER KIT FOR 64PIN AVR MCUATSTK500 - PROGRAMMER AVR STARTER KIT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Timer/Counter
Clock Sources
Counter Unit
2467V–AVR–02/11
The Timer/Counter can be clocked by an internal or an external clock source. The clock source
is selected by the clock select logic which is controlled by the Clock Select (CSn2:0) bits located
in the Timer/Counter Control Register B (TCCRnB). For details on clock sources and prescaler,
see
The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit.
Figure 47
Figure 47. Counter Unit Block Diagram
Signal description (internal signals):
The 16-bit counter is mapped into two 8-bit I/O memory locations: Counter High (TCNTnH) con-
taining the upper 8-bits of the counter, and Counter Low (TCNTnL) containing the lower 8-bits.
The TCNTnH Register can only be indirectly accessed by the CPU. When the CPU does an
access to the TCNTnH I/O location, the CPU accesses the high byte Temporary Register
(TEMP). The Temporary Register is updated with the TCNTnH value when the TCNTnL is read,
and TCNTnH is updated with the Temporary Register value when TCNTnL is written. This
allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit
data bus. It is important to notice that there are special cases of writing to the TCNTn Register
when the counter is counting that will give unpredictable results. The special cases are
described in the sections where they are of importance.
Depending on the mode of operation used, the counter is cleared, incremented, or decremented
at each Timer Clock (clk
source, selected by the Clock Select bits (CSn2:0). When no clock source is selected (CSn2:0 =
0) the timer is stopped. However, the TCNTn value can be accessed by the CPU, independent
of whether clk
count operations.
The counting sequence is determined by the setting of the Waveform Generation mode bits
(WGMn3:0) located in the Timer/Counter Control Registers A and B (TCCRnA and TCCRnB).
There are close connections between how the counter behaves (counts) and how waveforms
Count
Direction
Clear
clk
TOP
BOTTOM
“Timer/Counter3, Timer/Counter2, and Timer/Counter1 Prescalers” on page
T
n
TCNTnH (8-bit) TCNTnL (8-bit)
TEMP (8-bit)
shows a block diagram of the counter and its surroundings.
TCNTn (16-bit Counter)
Increment or decrement TCNTn by 1.
Select between increment and decrement.
Clear TCNTn (set all bits to zero).
Timer/Counter clock.
Signalize that TCNTn has reached maximum value.
Signalize that TCNTn has reached minimum value (zero).
T
n
DATA BUS
is present or not. A CPU write overrides (has priority over) all counter clear or
T
n
(8-bit)
). The clk
Direction
Count
T
Clear
n
can be generated from an external or internal clock
Control Logic
TOP
BOTTOM
TOVn
(Int.Req.)
clk
Tn
( From Prescaler )
Clock Select
Detector
Edge
ATmega128
143.
Tn
117