Z8FMC04100 ZILOG [Zilog, Inc.], Z8FMC04100 Datasheet - Page 246

no-image

Z8FMC04100

Manufacturer Part Number
Z8FMC04100
Description
Z8 Encore-R Motor Control Flash MCUs
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
245
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100QKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100QKSG
Manufacturer:
Zilog
Quantity:
979
224
Z8 Encore!
Product Specification
Note: U = Unchanged by Reset. R/W = Read/Write.
Option Bits
Bit
Position
[7]
WDT_RES
[6]
WDT_AO
RESET
FIELD
ADDR
BITS
R/W
Caution:
WDT_RES WDT_AO
User Option Bit Configuration By Reset
Option Bit Address Space
Program Memory Address 0000H
®
R/W
Value
(H)
0
1
0
1
Motor Control Flash MCUs
U
7
Table 122. User Option Bits at Program Memory Address 0000H
There are 32 trim addresses. To read or write these values, the user code must first write a
value between
Register changes the working value of the target trim data. Reading the Trim Bit Data
Register returns the working value of the target trim data.
Each time the user option bits are programmed or erased, the device must be Reset for the
change to take place.
The first two bytes of program memory at addresses
0001h
It is possible to alter the working values of these bits by accessing the Trim Bit Address
and Data registers, but these working values are lost after a Reset.
, shown in Table 123, are reserved for the user option bits.
Description
Watch-Dog Timer Reset
Watch-Dog Timer time-out generates an interrupt request. Interrupts must be
globally enabled for the eZ8 CPU to acknowledge the interrupt request.
Watch-Dog Timer time-out causes a Reset.
Watch-Dog Timer Always On
Watch-Dog Timer is automatically enabled.
Watch-Dog Timer is enabled upon execution of the WDT instruction.
R/W
U
6
00h
and
OSC_SEL[1:0]
5
1Fh
P R E L I M I N A R Y
R/W
into the Trim Bit Address Register. Writing the Trim Bit Data
U
Program Memory 0000H
4
VBO_AO
R/W
U
3
0000h
R/W
RP
U
, shown in Table 122, and
2
Reserved
R/W
U
1
PS024604-1005
FWP
R/W
U
0

Related parts for Z8FMC04100