Z8FMC04100 ZILOG [Zilog, Inc.], Z8FMC04100 Datasheet - Page 173

no-image

Z8FMC04100

Manufacturer Part Number
Z8FMC04100
Description
Z8 Encore-R Motor Control Flash MCUs
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100AKEG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
245
Part Number:
Z8FMC04100AKSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8FMC04100QKEG
Manufacturer:
Zilog
Quantity:
490
Part Number:
Z8FMC04100QKSG
Manufacturer:
Zilog
Quantity:
979
PS024604-1005
Operation
SPI Signals
The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire
interface (serial clock, transmit, receive, and slave select). The SPI block consists of a
transmit/receive shift register, a Baud Rate (clock) Generator, and a control unit.
During an SPI transfer, data is sent and received simultaneously by both the master and the
slave SPI devices. Separate signals are required for data and the serial clock. When an SPI
transfer occurs, a multibit (typically 8-bit) character is shifted out one data pin and an
multibit character is simultaneously shifted in on a second data pin. An 8-bit shift register
in the master and another 8-bit shift register in the slave are connected as a circular buffer.
The SPI shift register is single-buffered in the transmit and receive directions. New data to
be transmitted cannot be written into the shift register until the previous transmission is
complete and receive data (if valid) has been read.
The four basic SPI signals are:
The following paragraphs discuss these SPI signals. Each signal is described in both
MASTER and SLAVE modes.
Master-In, Slave-Out
The Master-In, Slave-Out (MISO) pin is configured as an input in a master device and as
an output in a slave device. It is one of the two lines that transfer serial data, with the most
significant bit sent first. The MISO pin of a slave device is placed in a high-impedance
state if the slave is not selected. When the SPI is not enabled, this signal is in a high-
impedance state.
Master-Out, Slave-In
The Master-Out, Slave-In (MOSI) pin is configured as an output in a master device and as
an input in a slave device. It is one of the two lines that transfer serial data, with the most
significant bit sent first. When the SPI is not enabled, this signal is in a high-impedance
state.
Master-In, Slave-Out (MISO)
Master-Out, Slave-In (MOSI)
Serial Clock (SCK)
Slave Select (SS)
P R E L I M I N A R Y
Z8FMC16100 Series Flash MCU
Product Specification
Operation
151

Related parts for Z8FMC04100