mc68hc908ld64 Freescale Semiconductor, Inc, mc68hc908ld64 Datasheet - Page 47

no-image

mc68hc908ld64

Manufacturer Part Number
mc68hc908ld64
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
MC68HC908LD64
Freescale Semiconductor
Addr.
$001C
$001D
$001A
$001B
$0014
$0015
$0016
$0017
$0018
$0019
DDC2 Address Register
DDC Address Register
DDC Control Register
Register Name
DDC Status Register
DDC Master Control
DDC Data Transmit
DDC Data Receive
Unimplemented
U = Unaffected
TIM Channel 1
TIM Channel 1
Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 15)
Register High
Register Low
(DDC2ADR)
(DDCMCR)
(DDCDRR)
(DDCADR)
(DDCDTR)
(DDCCR)
(DDCSR)
Rev. 3.0
(TCH1H)
(TCH1L)
Register
Register
Register
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Write:
Read:
Write:
Read:
Read:
Read:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
X = Indeterminate
D2AD7
DAD7
DTD7
DRD7
Bit15
RXIF
Bit 7
ALIF
DEN
Bit7
0
1
0
0
0
1
0
0
D2AD6
NAKIF
DAD6
DRD6
DTD6
DIEN
Bit14
TXIF
Bit6
6
0
0
0
0
0
1
0
0
Memory Map
MATCH
D2AD5
DRD5
DAD5
DTD5
Bit13
Bit5
BB
5
0
1
0
0
0
1
0
0
Indeterminate after reset
Indeterminate after reset
= Unimplemented
D2AD4
MAST
DRD4
DAD4
DTD4
Bit12
SRW
Bit4
4
0
0
0
0
0
1
0
0
D2AD3
RXAK
DRD3
DAD3
TXAK
DTD3
MRW
Bit11
Bit3
3
0
0
0
1
1
0
0
SCLIEN
D2AD2
SCLIF
DAD2
DTD2
DRD2
Bit10
BR2
Bit2
Input/Output (I/O) Section
R
2
0
0
0
0
0
1
0
0
= Reserved
DDC1EN
D2AD1
DRD1
DAD1
TXBE
DTD1
BR1
Bit9
Bit1
1
0
0
0
1
1
0
0
Memory Map
Data Sheet
EXTAD
RXBF
DRD0
DTD0
Bit 0
BR0
Bit8
Bit0
0
0
0
0
0
1
0
0
0
47

Related parts for mc68hc908ld64