mc68hc908ld64 Freescale Semiconductor, Inc, mc68hc908ld64 Datasheet - Page 268

no-image

mc68hc908ld64

Manufacturer Part Number
mc68hc908ld64
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Sync Processor
17.6.6 H & V Sync Output Control Register (HVOCR)
Data Sheet
268
Address:
ATPOL — Auto Polarity
FSHF — Fast Horizontal Frequency Count
Reset:
Read:
Write:
This bit, together with the VINVO or HINVO bits in SPCSR controls
the output polarity of the VOUT or HOUT signals respectively. Reset
clears this bit (see
This bit is set to shorten the measurement cycle of the horizontal
frequency. If it is set, only HFH[7:0] and HFL[4:2] will be updated by
the Hsync counter, providing a count in a 8ms window in every
8.192ms, with HFL[1:0] reading as zeros. Therefore, user can
determine the horizontal frequency change within 8.192ms to protect
critical circuitry. Reset clears this bit.
Figure 17-11. H&V Sync Output Control Register (HVOCR)
ATPOL
1 = Number of Hsync pulses is counted in an 8ms window
0 = Number of Hsync pulses is counted in a 32ms window
0
0
1
1
$003F
Bit 7
Table 17-8. ATPOL, VINVO, and HINVO setting
= Unimplemented
Sync Processor
6
VINVO / HINVO
Table
0
1
0
1
5
17-8).
DCLKPH1 DCLKPH0
4
0
Same polarity as sync input
Inverted polarity of sync input
Negative polarity sync output
Positive polarity sync output
R
3
0
Sync Outputs:
MC68HC908LD64
VOUT/HOUT
= Reserved
Freescale Semiconductor
2
R
HVOCR1 HVOCR0
1
0
Rev. 3.0
Bit 0
0

Related parts for mc68hc908ld64