mc68hc908ld64 Freescale Semiconductor, Inc, mc68hc908ld64 Datasheet - Page 236

no-image

mc68hc908ld64

Manufacturer Part Number
mc68hc908ld64
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
DDC12AB Interface
16.3 Features
16.4 I/O Pins
Data Sheet
236
Generic Pin Names:
DDC12AB
SDA
SCL
This DDC12AB module uses the DDCSCL clock line and the DDCSDA
data line to communicate with external DDC host or IIC interface. These
two pins are shared with port pins PTD4 and PTD5 respectively. The
outputs of DDCSDA and DDCSCL pins are open-drain type — no
clamping diode is connected between the pin and internal V
maximum data rate typically is 100k-bps. The maximum communication
length and the number of devices that can be connected are limited by
a maximum bus capacitance of 400pF.
The DDC12AB module uses two I/O pins, shared with standard port I/O
pins. The full name of the DDC12AB I/O pins are listed in
The generic pin name appear in the text that follows.
Table 16-1. Pin Name Conventions
DDC1 hardware
Compatibility with multi-master IIC bus standard
Software controllable acknowledge bit generation
Interrupt driven byte by byte data transfer
Calling address identification interrupt
Auto detection of R/W bit and switching of transmit or receive
mode
Detection of START, repeated START, and STOP signals
Auto generation of START and STOP condition in master mode
Arbitration loss detection and No-ACK awareness in master mode
8 selectable baud rate master clocks
Automatic recognition of the received acknowledge bit
Full MCU Pin Names:
PTD5/DDCSDA
PTD4/DDCSCL
DDC12AB Interface
DDCSCLE bit in PDCR ($0069)
DDCDATE bit in PDCR ($0069)
DDC Function By:
Pin Selected for
MC68HC908LD64
Freescale Semiconductor
Table
DD
. The
16-1.
Rev. 3.0

Related parts for mc68hc908ld64