ADSP-TS101S Analog Devices, ADSP-TS101S Datasheet - Page 24

no-image

ADSP-TS101S

Manufacturer Part Number
ADSP-TS101S
Description
Embedded Processor
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-TS101S
Manufacturer:
AD
Quantity:
5
Part Number:
ADSP-TS101S-AB1Z
Manufacturer:
ST
0
Part Number:
ADSP-TS101S-AB2
Manufacturer:
ST
0
Part Number:
ADSP-TS101SA1Z1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-TS101SAB1-0
Quantity:
8 831
Part Number:
ADSP-TS101SAB1-000
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-TS101SAB1-1
Manufacturer:
AD
Quantity:
220
Part Number:
ADSP-TS101SAB1-100
Manufacturer:
NXP
Quantity:
1 452
Part Number:
ADSP-TS101SAB1-100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-TS101SAB1Z
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-TS101SAB1Z-0
Manufacturer:
ST
Quantity:
737
Part Number:
ADSP-TS101SAB1Z-0
Quantity:
2 088
Part Number:
ADSP-TS101SAB1Z-100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-TS101S
Table 22. AC Signal Specifications (for SCLK <16.7 ns)—All values in this table are in nanoseconds
Name
ADDR31–0
DATA63–0
MSH
MSSD
MS1–0
RD
WRL
WRH
ACK
SDCKE
RAS
CAS
SDWE
LDQM
HDQM
SDA10
HBR
HBG
BOFF
BUSLOCK
BRST
BR7–0
FLYBY
IOEN
CPA
DPA
BMS
FLAG3–0
TMR0E
RESET
TMS
TDI
TDO
TRST
BM
EMU
JTAG_SYS_IN
JTAG_SYS_OUT
ID2–0
5
4
5
3, 4
4
3, 4
10
4, 7, 9
9
4, 7
5
6
11
12
SDRAM Clock Enable
Description
External Address Bus
External Data Bus
Memory Select HOST Line
Memory Select SDRAM Line
Memory Select for Static Blocks
Memory Read
Write Low Word
Write High Word
Acknowledge for Data
Row Address Select
Column Address Select
SDRAM Write Enable
Low Word SDRAM Data Mask
High Word SDRAM Data Mask
SDRAM ADDR10
Host Bus Request
Host Bus Grant
Back Off Request
Bus Lock
Burst pin
Multiprocessing Bus Request pins 2.2
FLYBY pin
FLYBY pin
Core Priority Access
DMA Priority Access
Boot Memory Select
FLAG pins
Timer 0 Expired
Global Reset pin
Test Mode Select (JTAG)
Test Data Input (JTAG)
Test Data Output (JTAG)
Test Reset (JTAG)
Bus Master Debug aid only
Emulation
System input
System output
Chip ID – must be constant
–24–
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
1.0
11.0
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
1.0
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
4.2
5.8
5.8
4.2
4.2
4.2
6.0
4.2
5.5
16.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
0.9
1.0
1.0
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
4.0
5.0
5.0
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
SCLK
TCK
TCK
TCK_FE
TCK
SCLK
TCK or
LCLK
TCK
TCK_FE
REV. A
8
8

Related parts for ADSP-TS101S