ADSP-TS101S Analog Devices, ADSP-TS101S Datasheet - Page 11

• Manufacturer Part Number: ADSP-TS101S
• Description: Embedded Processor
• Manufacturer: Analog Devices

the Analog Devices website (www.analog.com)—use site search
on “EE-68.” This document is updated regularly to keep pace
with improvements to emulator support.
Additional Information
This data sheet provides a general overview of the ADSP-TS101S
processor’s architecture and functionality. For detailed informa-
tion on the ADSP-TS101S processor’s core architecture and
instruction set, see the ADSP-TS101 TigerSHARC Processor Pro-
gramming Reference and the ADSP-TS101 TigerSHARC Processor
Hardware Reference. For detailed information on the development
tools for this processor, see the VisualDSP++ User’s Guide for
TigerSHARC Processors.
PIN FUNCTION DESCRIPTIONS
While most of the ADSP-TS101S processor’s input pins are
normally synchronous—tied to a specific clock—a few are asyn-
chronous. For these asynchronous signals, an on-chip
Table 3. Pin Definitions—Clocks and Reset
1
2
3
Table 4. LCLK Ratio
REV. A
Signal
LCLK_N
LCLK_P
LCLKRAT2–0
SCLK_N
SCLK_P
SCLKFREQ
RESET
Type column symbols: A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply;
pd = Internal pull-down approximately 100 k ; pu = Internal pull-up approximately 100 k ; T = Three-state
Term (for termination) column symbols: epd = External pull-down approximately 10 k to V
nc = Not connected; au = Always used.
LCLKRAT2–0
000
001
010
011
100
The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
See
The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
ELECTRICAL CHARACTERISTICS on Page 19
(default)
3
1
Type
I
I
I (pd
I
I
I (pu
I/A
2
2
)
)
Term
au
au
au
au
au
au
au
Ratio
2
2.5
3
3.5
4
Description
Local Clock Reference. Connect this pin to V
Local Clock Input. DSP clock input. The instruction cycle rate = n
where n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6.
on Page 9.
LCLK Ratio. The DSP’s core clock (instruction cycle rate) = n LCLK, where
n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6 as shown in
pins must have a constant value while the DSP is powered.
System Clock Reference. Connect this pin to V
System Clock Input. The DSP’s system input clock for cluster bus. This pin
must be connected to the same clock source as LCLK_P.
on Page 9.
SCLK Frequency. SCLKFREQ = 1 is required. The SCLKFREQ pin must
have a constant value while the DSP is powered.
Reset. Sets the DSP to a known state and causes program to be in idle state.
RESET must be asserted at specified time according to the type of reset
operation. For details, see
for maximum and minimum current consumption for pull-up and pull-down resistances.
–11–
synchronization circuit prevents metastability problems. The
synchronous ac specification for asynchronous signals is used
only when predictable cycle-by-cycle behavior is required.
All inputs are sampled by a clock reference, therefore input spec-
ifications (asynchronous minimum pulsewidths or synchronous
input setup and hold) must be met to guarantee recognition.
Pin States at Reset
The output pins can be three-stated during normal operation.
The DSP three-states all outputs during reset, allowing these pins
to get to their internal pull-up or pull-down state. Some output
pins (control signals) have a pull-up or pull-down that maintains
a known value during transitions between different drivers.
Pin Definitions
The Type column in the following pin definitions tables describes
the pin type, when the pin is used in the system. The Term (for
termination) column describes the pin termination type if the pin
is not used by the system. Note that some pins are always used
(indicated with au symbol).
Table 4. LCLK Ratio (continued)
LCLKRAT2–0
101
110
111
Reset and Booting on Page
SS
; epu = External pull-up approximately 10 k to V
REF
REF
as shown in
as shown in
ADSP-TS101S
8.
Ratio
5
6
Reserved
See Clock Domains
See Clock Domains
Figure
Table
Figure
DD-IO
4. These
5.
LCLK,
5.