ADSP-TS101S Analog Devices, ADSP-TS101S Datasheet - Page 15

• Manufacturer Part Number: ADSP-TS101S
• Description: Embedded Processor
• Manufacturer: Analog Devices

Table 8. Pin Definitions—External Port SDRAM Controller
1
2
3
Table 9. Pin Definitions—JTAG Port
REV. A
Signal
MSSD
RAS
CAS
LDQM
HDQM
SDA10
SDCKE
SDWE
Type column symbols: A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply;
pd = Internal pull-down approximately 100 k ; pu = Internal pull-up approximately 100 k ; T = Three-state
Term (for termination) column symbols: epd = External pull-down approximately 10 k to V
nc = Not connected; au = Always used.
The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
See
The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
Signal
EMU
TCK
TDI
Type column symbols: A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply;
pd = Internal pull-down approximately 100 k ; pu = Internal pull-up approximately 100 k ; T = Three-state
Term (for termination) column symbols: epd = External pull-down approximately 10 k to V
nc = Not connected; au = Always used.
ELECTRICAL CHARACTERISTICS on Page 19
2
1
1
1
1
1
1
1
1, 3
Type
I/O/T
(pu
I/O/T
(pu
I/O/T
(pu
O/T (pu
O/T (pu
O/T (pu
I/O/T
(pu/pd
I/O/T
(pu
Type
O (o/d)
I
I (pu
2
2
2
2
)
)
)
)
3
)
2
)
2
2
2
)
)
)
Term
nc
nc
nc
nc
nc
nc
nc
nc
Term
nc
epd or
epu
nc
1
1
1
Description
Memory Select SDRAM. MSSD is asserted whenever the DSP accesses
SDRAM memory space. MSSD is a decoded memory address pin that is
asserted whenever the DSP issues an SDRAM command cycle (access to
ADDR31:26 = 0b000001). MSSD in a multiprocessor system is driven by the
master DSP.
Row Address Select. When sampled low, RAS indicates that a row address is
valid in a read or write of SDRAM. In other SDRAM accesses, RAS defines
the type of operation to execute according to SDRAM specification.
Column Address Select. When sampled low, CAS indicates that a column
address is valid in a read or write of SDRAM. In other SDRAM accesses, CAS
defines the type of operation to execute according to the SDRAM
specification.
Low Word SDRAM Data Mask. When LDQM sampled high, the DSP three-
states the SDRAM DQ buffers. LDQM is valid on SDRAM transactions when
CAS is asserted and is inactive on read transactions. On write transactions,
LDQM is active when accessing an odd address word on a 64-bit memory bus
to disable the write of the low word.
High Word SDRAM Data Mask. When HDQM sampled high, the DSP three-
states the SDRAM DQ buffers. HDQM is valid on SDRAM transactions when
CAS is asserted and is inactive on read transactions. On write transactions,
HDQM is active when accessing an even address in word accesses or is active
when memory is configured for a 32-bit bus to disable the write of the high
word.
SDRAM Address bit 10 pin. Separate A10 signals enable SDRAM refresh
operation while the DSP executes non-SDRAM transactions.
SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh
or suspend modes. A slave DSP in a multiprocessor system does not have the
pull-up or pull-down. A master DSP (or ID=0 in a single processor system)
has a 100 k pull-up before granting the bus to the host, except when the
SDRAM is put in self-refresh mode. In self-refresh mode, the master has a
100 k pull-down before granting the bus to the host.
SDRAM Write Enable. When sampled low while CAS is active, SDWE
indicates an SDRAM write access. When sampled high while CAS is active,
SDWE indicates an SDRAM read access. In other SDRAM accesses, SDWE
defines the type of operation to execute according to SDRAM specification.
Description
Emulation. Connected only to the DSP’s JTAG emulator target board
connector.
Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
Test Data Input (JTAG). A serial data input of the scan path.
for maximum and minimum current consumption for pull-up and pull-down resistances.
–15–
SS
SS
; epu = External pull-up approximately 10 k to V
; epu = External pull-up approximately 10 k to V
ADSP-TS101S
DD-IO
DD-IO