EP1AGX20CF484C6N Altera, EP1AGX20CF484C6N Datasheet - Page 224

IC ARRIA GX FPGA 20K 484FBGA

EP1AGX20CF484C6N

Manufacturer Part Number
EP1AGX20CF484C6N
Description
IC ARRIA GX FPGA 20K 484FBGA
Manufacturer
Altera
Series
Arria GXr
Datasheet

Specifications of EP1AGX20CF484C6N

Number Of Logic Elements/cells
21580
Number Of Labs/clbs
1079
Total Ram Bits
1229184
Number Of I /o
230
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Arria™ GX
Number Of Logic Blocks/elements
21580
# I/os (max)
230
Process Technology
CMOS
Operating Supply Voltage (typ)
1.2V
Logic Cells
21580
Ram Bits
1229184
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
No. Of Macrocells
21580
Family Type
Arria GX
No. Of I/o's
230
Operating Frequency Max
622.08MHz
Operating Temperature Range
0°C To +85°C
Logic Case Style
BGA
No. Of Pins
484
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2395

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP1AGX20CF484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
8 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
0
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
40
4–102
Table 4–115. High-Speed I/O Specifications (Part 2 of
Arria GX Device Handbook, Volume 1
DPA lock time
Notes to
(1) When J = 4 to 10, the SERDES block is used.
(2) When J = 1 or 2, the SERDES block is bypassed.
(3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150  input clock frequency × W  1,040.
(4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource
(global, regional, or local) used. The I/O differential buffer and input register do not have a minimum toggle rate.
Table
Symbol
4–115:
Miscellaneous
Parallel Rapid
Standard
SPI-4
I/O
Training Pattern
000000000011
Conditions
11111111
00001111
10010000
10101010
01010101
2)Note (1), (2)
Transition
Density
100%
10%
25%
50%
Min
256
256
256
256
256
Chapter 4: DC and Switching Characteristics
–6 Speed Grade
© December 2009 Altera Corporation
Typ
High-Speed I/O Specifications
Max
Number of
repetitions
Units

Related parts for EP1AGX20CF484C6N