ALXD800EEXJCVD C3 AMD (ADVANCED MICRO DEVICES), ALXD800EEXJCVD C3 Datasheet - Page 467
ALXD800EEXJCVD C3
Manufacturer Part Number
ALXD800EEXJCVD C3
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.ALXD800EEXJCVD_C3.pdf
(680 pages)
Specifications of ALXD800EEXJCVD C3
Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
- Current page: 467 of 680
- Download datasheet (6Mb)
Video Input Port
VIP 2.0 Video Flags
Two new video flags are defined in the VIP 2.0 specification
to decode whether the input video is interlaced or noninter-
laced and whether the data is merely a repeated field.
These flags are meant to enable VIP to handle Bob and
Weave, as well as 3:2 pull down in hardware. The new
flags are embedded in the lower nibble of the SAV and EAV
header. The non-interlace flag NON_INT (bit 3 of the status
WORD) is ignored by the VIP. The video stream must be
known and the software must set up the appropriate base
and pitch addresses to store the video into system mem-
ory. The repeat flag (bit 2 of the status WORD) can be
decoded by the VIP if the feature is enabled in the VIP
Control Register 2 (VIP Memory Offset 04h[29]). The
AMD Geode™ LX Processors Data Book
VIP_DATA[15:8]
VIP_DATA[7:0]
VIP_DATA[7:0]
Start of Digital Line
F
F
F
F
X
X
EAV Code
EAV Code
0
0
0
0
X
X
4
4
0
0
0
0
X
X
X
Y
R
P
X
X
8
0
8
0
8
0
Figure 6-40. BT.656, 8/16-Bit Line Data
1
0
1
0
1
0
Horizontal Blanking
8
0
Horizontal Blanking
8
0
8
0
1
0
1
0
1
0
8-Bit VIP Data
16-Bit VIP Data
8
0
8
0
8
0
1
0
1
0
1
0
repeat flag is set during 3:2 pull down. In 3:2 pull down,
fields are repeated to increase the frame rate. The VIP
ignores fields (lines) with the repeat flag set. This reducers
the amount of data being transferred to system memory,
reducing overall bandwidth requirements. Additional flag
bytes are also supported in the VIP 2.0 specification.
These extra flag bytes can only occur during EAV (NOT
SAV). The VIP ignores extra flag bytes.
Note: Since the extra flag byte can only occur during
.
F
F
F
F
X
X
SAV Code
SAV Code
0
0
0
0
X
X
4
4
0
0
EAV, they can be ignored without effecting the
reception of following SAV/EAV packets.
0
0
X
X
X
Y
(VIP 1.1 and VIP 2.0 Level I)
R
P
X
X
(VIP 2.0 Level II)
C
B
4:2:2 Sampled Video Data
4:2:2 Sampled Video Data EAV Code
Y
C
B
Y
Y
C
R
Active Video
C
R
Active Video
Y
C
B
Y C
C
R
Y Y
33234H
B
C
B
Y
Y
C
R
C
R
Y
C
B
F
F
F
X
F
X
EAV Code
0
0
0
0
X
X
4
0
0
0
0
X
X
X
Y
R
P
X
X
467
Related parts for ALXD800EEXJCVD C3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: