IP-CPRI Altera, IP-CPRI Datasheet - Page 92
IP-CPRI
Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Specifications of IP-CPRI
Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 92 of 142
- Download datasheet (3Mb)
5–12
Table 5–13. AUX Transmitter Interface Signals (Part 1 of 2)
CPRI MegaCore Function User Guide
aux_tx_status_data
[43:0]
AUX Transmitter Signals
Signal
Table 5–13
Output
Direction
lists the signals on the AUX transmitter interface.
[43]
[42:37]
[36:31]
[30:23]
[22:15]
[14:3]
[2]
[1]
[0]
Bits
cpri_tx_error: Indicates that in the previous cpri_clkout cycle, the
cpri_tx_aux_mask[31:0] mask bits were not deasserted during
K28.5 character insertion in the outgoing CPRI frame (which occurs
when Z=X=0).
cpri_tx_seq: Index number of the current 32-bit word in the
two-cycle-offset basic frame to be received on the AUX link.
Depending on the CPRI line rate, this signal has the following range:
■
■
■
■
■
cpri_tx_k: Sample counting K counter. Counts the basic frame
position of the AxC Container Block for mapping IQ samples when
map_mode field in the CPRI_MAP_CONFIG register has value 01 or 10.
This signal is not used when map_mode value is 00.
cpri_tx_x: Index number of the current basic frame in the current
hyperframe. Value is in the range 0–255.
cpri_tx_hfn: Current hyperframe number. Value is in the range
0–149.
cpri_tx_bfn: Current radio frame number.
cpri_tx_hfp: Synchronization pulse for start of hyperframe. The pulse
occurs at the start of the hyperframe on the CPRI transmitter interface.
cpri_tx_start: Indicates the start of the first basic frame on the AUX
interface, and can be used by an AxC software application to trigger the
AxC-specific resynchronization signal used in MAP synchronous buffer
mode. The cpri_tx_start signal is asserted at the offset defined in
the CPRI_START_OFFSET_TX register. The count to the offset starts at
the cpri_tx_rfp or cpri_tx_hfp pulse, depending on values set in
the register. Refer to
for the duration of the basic frame.
cpri_tx_rfp: Synchronization pulse for start of 10 ms radio frame.
The pulse occurs at the start of the radio frame on the CPRI transmitter
interface.
1228.8 Mbps line rate: range is 0–7
2457.6 Mbps line rate: range is 0–15
3072.2 Mbps line rate: range is 0–19
4195.2 Mbps line rate: 0–31
6144.0 Mbps line rate: 0–39
Table 6–38 on page
Description
6–16. The signal is asserted
December 2010 Altera Corporation
Auxiliary Interface Signals
Chapter 5: Signals
Related parts for IP-CPRI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - XAUI PHY
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - RLDRAM II Controller
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - QDRII SRAM Controller
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
MODULE, TX/RX, W/ PSU, IP-LINK
Manufacturer:
TOPCO SNT
Datasheet:
Part Number:
Description:
I2C Controller FPGA IP Core
Manufacturer:
SYSTEM LEVEL SOLUTIONS
Part Number:
Description:
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: