IP-CPRI Altera, IP-CPRI Datasheet - Page 100

no-image

IP-CPRI

Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Datasheets

Specifications of IP-CPRI

Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
6–4
Table 6–6. CPRI_CONFIG—CPRI Configuration—Offset: 0x8 (Part 2 of 2)
Table 6–7. CPRI_CTRL_INDEX—CPRI Control Word Index—Offset: 0xC
Table 6–8. CPRI_RX_CTRL—CPRI Received Control Word—Offset: 0x10
CPRI MegaCore Function User Guide
loop_mode
RSRV
tx_ctrl_insert_en [0]
RSRV
cpri_ctrl_index
RSRV
rx_control_data
Field
Field
Field
[4:2]
[1]
[31:8] UR0
[7:0]
[31:8]
[7:0]
Bits
Bits
Bits
Access
RW
RO
RW
Access
RW
UR0
RW
Access
Testing loopback mode. The reverse loopback paths specified in this
register field include the transmission framing block, in contrast to the
lower-level loopback path specified in the CPRI_PHY_LOOP register at
offset 0x24. The loopback paths specified in this register field are only
enabled after frame synchronization, and can only be activated in a
CPRI RE slave. The following field values are defined:
Reserved.
Enable CPRI control word insertion. This enable overrides the
tx_control_insert bit in the CPRI_TX_CTRL register.
Reserved.
Index for CPRI control byte monitoring and insertion. The value in this
field determines the control receive and control transmit table entries
that appear in the CPRI_RX_CTRL and CPRI_TX_CTRL registers.
Reserved.
Most recent received CPRI control word from CPRI hyperframe
position Z.x.0, where x is the index in the cpri_ctrl_index
field of the CPRI_CTRL_INDEX register.
000: No loopback.
001: Full CPRI frame loop. Incoming CPRI data and control words
are sent back in outgoing CPRI communication.
010: IQ sample loop. Incoming CPRI data are sent back in outgoing
CPRI communication; control words are generated locally.
011: Fast C&M loop. Incoming CPRI C&M control and data words
are sent back in outgoing CPRI communication; remaining data and
control words are generated locally.
100: Fast C&M and VSS loop. Incoming CPRI C&M and
vendor-specific control words are sent back in outgoing CPRI
communication; data and remaining control words are generated
locally.
Note that this loopback mode is superseded by the 1-bit Physical
layer loop mode specified in the CPRI_PHY_LOOP register at offset
0x24. If both register fields hold non-zero values, the value in the
CPRI_PHY_LOOP register takes precedence.
Function
Function
Function
December 2010 Altera Corporation
Chapter 6: Software Interface
CPRI Interface Registers
24'h0
8'h0
Default
3'h0
1'h0
1'h0
24'h0
8'h0
Default
Default

Related parts for IP-CPRI