XC3S400AN-4FTG256I Xilinx Inc, XC3S400AN-4FTG256I Datasheet - Page 50

no-image

XC3S400AN-4FTG256I

Manufacturer Part Number
XC3S400AN-4FTG256I
Description
IC FPGA SPARTAN-3AN 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr

Specifications of XC3S400AN-4FTG256I

Number Of Logic Elements/cells
8064
Number Of Labs/clbs
896
Total Ram Bits
368640
Number Of I /o
195
Number Of Gates
400000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
INFINEON
Quantity:
167
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
FAIRCHIL..
Quantity:
698
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
XILINX
0
Part Number:
XC3S400AN-4FTG256I
0
Chapter 4: Write and Program Commands
50
Table 4-9: Auto Page Rewrite Through Buffer Command Summary
A Low-to-High transition on the CSB input completes the command.
The addressed ISF memory page is then copied into the designated buffer, the memory
page is erased, then the buffer contents are copied back to the addressed page. The
operation is internally self-timed and completes in the Page Erase and Programming time,
T
During the command execution time, the
indicates whether the Auto Page Rewrite operation is in progress or whether it has
completed.
Notes:
1. The Buffer 2 command is not available in the XC3S50AN because it has only one SRAM page buffer.
2. The Auto Page Rewrite Through Buffer command is not supported in simulation.
MOSI
PEP
Pin
Similarly, serially clock in a 24-bit Page Address.
To end the data command, drive CSB High on the falling edge of CLK.
, shown in
Auto Page Rewrite (Buffer 2)
If using the default address scheme, see
If using power-of-2 addressing, see
Auto Page Rewrite (Buffer 1)
Table 4-4
Command
Byte 1
0x58
0x59
and specified in the
www.xilinx.com
(1)
Default Addressing:
See
Power-of-2 Addressing:
See
High Address
READY/BUSY
Spartan-3AN FPGA In-System Flash User Guide
Table A-4, page 89
Table 5-3, page 53
Table A-4, page 89
Spartan-3AN FPGA data
Byte 2
Table 2-2, page 19
24-bit Page Address
Middle Address
bit (bit 7) of the
.
UG333 (v2.1) January 15, 2009
Byte 3
.
sheet.
Status Register
Low Address
Don’t Care
Byte 4
XX
R

Related parts for XC3S400AN-4FTG256I