XC3S400AN-4FTG256I Xilinx Inc, XC3S400AN-4FTG256I Datasheet - Page 11

no-image

XC3S400AN-4FTG256I

Manufacturer Part Number
XC3S400AN-4FTG256I
Description
IC FPGA SPARTAN-3AN 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr

Specifications of XC3S400AN-4FTG256I

Number Of Logic Elements/cells
8064
Number Of Labs/clbs
896
Total Ram Bits
368640
Number Of I /o
195
Number Of Gates
400000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
INFINEON
Quantity:
167
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
FAIRCHIL..
Quantity:
698
Part Number:
XC3S400AN-4FTG256I
Manufacturer:
XILINX
0
Part Number:
XC3S400AN-4FTG256I
0
Spartan-3AN FPGA In-System Flash User Guide
UG333 (v2.1) January 15, 2009
Serial Input
Application
SPI Transactions
R
Verilog
Figure 1-2: FPGA-to-SPI_ACCESS Interface and Active Clock Edges
Using Verilog, simply connect the SPI_ACCESS design primitive to signal names within
the FPGA application.
The SPI_ACCESS primitive uses a typical SPI serial transaction protocol. By default, the
interface supports SPI “Mode 3” transfers.
);
-- End of SPI_ACCESS_inst instantiation
SPI_ACCESS #(
.SIM_DEVICE("3S700AN")
) SPI_ACCESS_inst (
);
// End of SPI_ACCESS_inst instantiation
Caution!
the SPI_ACCESS primitive. Please see the
commands.
All transactions are controlled by a SPI Master controller, built using FPGA logic.
All transactions are synchronized by the CLK input on the SPI_ACCESS primitive.
The FPGA application generates the CLK signal.
The SPI protocol uses both the rising and falling edges of the CLK signal.
CSB
CLK
.MISO(MISO_signal),
.MOSI(MOSI_signal),
.CSB(CSB_signal),
.CLK(CLK_signal)
Serial Output
Master Clock
Application
Chip-select
=> CSB_signal,
=> CLK_signal
Only a subset of the commands available in hardware are supported in simulation for
Output
MOSI
CSB
CLK
www.xilinx.com
Accessing In-System Flash Memory After Configuration
// 1-bit SPI output data
// 1-bit SPI input data
// 1-bit SPI chip enable
// 1-bit SPI clock input
-- 1-bit SPI chip enable
-- 1-bit SPI clock input
Data Input
ISF Serial
Select
SPI_ACCESS Primitive
Simulation Support
In-System
Memory
Flash
(ISF)
section for a list of these
Data Output
ISF Serial
UG333_c1_02_022307
MISO
11

Related parts for XC3S400AN-4FTG256I