DEMO9S08LC60 Freescale Semiconductor, DEMO9S08LC60 Datasheet - Page 219

• Manufacturer Part Number: DEMO9S08LC60
• Description: BOARD DEMO FOR 9S08LC60
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S08LC60

• Contents: Evaluation Board
• Processor To Be Evaluated: MC9S08LC60
• Interface Type: RS-232, USB
• Silicon Manufacturer: Freescale
• Core Architecture: HCS08
• Core Sub-architecture: HCS08
• Silicon Core Number: MC9S08
• Silicon Family Name: S08LC
• Rohs Compliant: Yes
• For Use With/related Products: MC9S08LC60
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.2
The SCI has eight 8-bit registers to control baud rate, select SCI options, report SCI status, and for
transmit/receive data.
Refer to the direct-page register summary in the
assignments for all SCI registers. This section refers to registers and control bits only by their names. A
Freescale-provided equate or header file is used to translate these names into the appropriate absolute
addresses.
12.2.1
This pair of registers controls the prescale divisor for SCI baud rate generation. To update the 13-bit baud
rate setting [SBR12:SBR0], first write to SCIBDH to buffer the high half of the new value and then write
to SCIBDL. The working value in SCIBDH does not change until SCIBDL is written.
SCIBDL is reset to a non-zero value, so after reset the baud rate generator remains disabled until the first
time the receiver or transmitter is enabled (RE or TE bits in SCIC2 are written to 1).
Freescale Semiconductor
SBR[12:8]
Reset
Reset
Field
4:0
W
W
R
R
Register Definition
SBR7
SCI Baud Rate Registers (SCIBDH, SCIBHL)
Baud Rate Modulo Divisor — These 13 bits are referred to collectively as BR, and they set the modulo divide
rate for the SCI baud rate generator. When BR = 0, the SCI baud rate generator is disabled to reduce supply
current. When BR = 1 to 8191, the SCI baud rate = BUSCLK/(16×BR). See also BR bits in
0
0
0
7
7
= Unimplemented or Reserved
SBR6
0
0
0
6
6
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Table 12-1. SCIBDH Register Field Descriptions
Figure 12-5. SCI Baud Rate Register (SCIBDH)
Figure 12-6. SCI Baud Rate Register (SCIBDL)
SBR5
0
0
0
5
5
Memory
SBR12
SBR4
0
0
4
4
Description
chapter of this data sheet for the absolute address
SBR11
SBR3
Chapter 12 Serial Communications Interface (S08SCIV3)
3
0
3
0
SBR10
SBR2
0
1
2
2
SBR9
SBR1
0
0
1
1
Table
12-2.
SBR8
SBR0
0
0
0
0
219