TMP86xy49UG/F/NG Toshiba, TMP86xy49UG/F/NG Datasheet - Page 78

no-image

TMP86xy49UG/F/NG

Manufacturer Part Number
TMP86xy49UG/F/NG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP86xy49UG/F/NG

Package
LQFP64/QFP64/SDIP64
Rom Types (m=mask,p=otp,f=flash)
M/P/F
Rom Size
16/32/60
Ram Size
512/1K/2K
Driver Led
13
Driver Lcd
-
Spi/sio Channels
2
Uart/sio Channels
2
I2c/sio Channels
1
High-speed Serial Output
-
Adc 8-bit Channels
-
Adc 10-bit Channels
16
Da Converter Channels
-
Timer Counter 18-bit Channel
-
Timer Counter 16-bit Channel
2
Timer Counter 8-bit Channel
4
Motor Channels
-
Watchdog Timer
Y
Dual Clock
Y
Clock Gear
-
Number Of I/o Ports
56
Power Supply (v)
4.5 to 5.5
(0F9BH)
(0F9CH)
(0006H)
P6CR1
P6CR2
P6DR
R/W
Note 1: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together,
Note 2: When used as an analog inport, be sure to clear the corresponding bit of P6CR2 to disable the port input.
Note 3: Do not set the output mode (P6CR1 = “1”) for the pin used as an analog input pin.
Note 4: Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed
STOP3
the output latch contents for the port in input mode might be changed by executing a bit manipulation instruction.
to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD con-
version.
AIN7
P67
P6CR1
P6CR2
7
7
7
STOP2
AIN6
P66
6
6
6
I/O control for port P6 (Specified for each bit)
P6 port input control (Specified for each bit)
STOP1
AIN5
P65
5
5
5
STOP0
AIN4
P64
4
4
4
AIN3
P63
3
3
3
Page 61
AIN2
P62
2
2
2
AIN1
P61
0: Analog input
1: Port input
1
1
1
0: Input mode
1: Output mode
AIN0
P60
0
0
0
(Initial value: 0000 0000)
(Initial value: 0000 0000)
(Initial value: 1111 1111)
TMP86PM49UG
R/W
R/W

Related parts for TMP86xy49UG/F/NG