PNX1500E NXP Semiconductors, PNX1500E Datasheet - Page 574

• Manufacturer Part Number: PNX1500E
• Manufacturer: NXP Semiconductors

Specifications of PNX1500E

• Lead Free Status / Rohs Status: Not Compliant

NXP Semiconductors
Volume 1 of 1
Table 6: SPDIF Input Registers
PNX15XX_PNX952X_SER_N_4
Product data sheet
Bit
2
1
0
Offset 0x10 A004
31:6
5:0
Offset 0x10 A008
31:6
5:0
Offset 0x10 A00C
31:6
5:0
Offset 0x10 A010
31:0
Offset 0x10 A014
31:8
Symbol
DIAG_MODE
CAP_ENABLE
RESET
BASE1
Reserved
BASE2
Reserved
SIZE (in bytes)
Reserved
ADDRESS
Unused
SPDI_BASE1
SPDI_BASE2
SPDI_SIZE
SPDI_BPTR
SPDI_SMPMASK
…Continued
Acces
s
R/W
R/W
R/W
R/W
R
R/W
R
R/W
R
R
Value
0
0
0
0
0
0
0
0
0
0
-
Rev. 4.0 — 03 December 2007
Description
Diagnostic loopback mode. Used to diagnose the SPDIF Input
module.
Writing a ‘1’ to this bit enables capture per the selected mode.
Writing a ’0’ here stops any ongoing capture after completing any
actions related to the current audio sample.
Writing a ‘1’ to this bit resets the SPDI block. The registers of the
SPDI will all be reset to ‘0s’. This should be used with caution. Any
ongoing capture will be interrupted.
Selects the main memory buffer starting addresses used for DMA of
audio data samples.
Note: Any change to the SPDI_BASE1 register should only be done
while a memory buffer is not being used by the hardware DMA.
If changed it must be set before BUF1_FULL_CLR.
Selects the main memory buffer starting addresses used for DMA of
audio data samples.
Note: Any change to the SPDI_BASE2 register should only be done
while a memory buffer is not being used by the hardware DMA.
If changed it must be set before BUF2_FULL_CLR.
Hardwired to logic ‘0’
The size of the DMA buffers is specified in the SPDI_SIZE register.
Note hardware limits the buffer size and starting address to be
aligned to 64-byte addresses. Assignment to SPDI_BASE1,
SPDI_BASE2 and SPDI_SIZE have no effect on the state of the
SPDI_STATUS flags.
Hardwired to logic ‘0’
To aid software with finding the start of a block in memory, the
SPDI_BPTR contains the address of the first occurrence of a frame
0 (indicating the starting boundary of a complete 192-frame block)
within the currently filling memory buffer: BUF1 or BUF2. This is
useful during capture of non-PCM coded data found in IEC61937
data streams.
0 = The SPDIF input source is set to the SPDIF Input input pin
(default).
1 = The SPDIF input source is set to the SPDIF OUT pin.
PNX15xx/952x Series
Chapter 18: SPDIF Input
© NXP B.V. 2007. All rights reserved.
18-574