MC68EC020AA25 Freescale Semiconductor, MC68EC020AA25 Datasheet - Page 57

IC MPU 32BIT 25MHZ 100-QFP

MC68EC020AA25

Manufacturer Part Number
MC68EC020AA25
Description
IC MPU 32BIT 25MHZ 100-QFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC020AA25

Processor Type
M680x0 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC020AA25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC020AA25
Quantity:
14
Company:
Part Number:
MC68EC020AA25
Quantity:
14
Part Number:
MC68EC020AA25R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 5-5 shows the transfer (write) of a long-word operand to a word port. In the first bus
cycle, the MC68020/EC020 places the four operand bytes on the external bus. Since the
address is long-word aligned in this example, the multiplexer follows the pattern in the
entry of Table 5-5 corresponding to SIZ0, SIZ1, A0, A1 = 0000. The port latches the data
on D31–D16, asserts DSACK1 (DSACK0 remains negated), and the processor terminates
the bus cycle. It then starts a new bus cycle with SIZ1, SIZ0, A1, A0 = 1010 to transfer the
remaining 16 bits. SIZ1 and SIZ0 indicate that a word remains to be transferred; A1 and
A0 indicate that the word corresponds to an offset of two from the base address. The
multiplexer follows the pattern corresponding to this configuration of SIZ1, SIZ0, A1, and
A0 and places the two least significant bytes of the long word on the word portion of the
bus (D31–D16). The bus cycle transfers the remaining bytes to the word-sized port. Figure
5-6 shows the timing of the bus transfer signals for this operation.
5-10
31
D31
Figure 5-5. Long-Word Operand Write to Word Port Example
OP0
MSB
OP0
OP2
WORD MEMORY
DATA BUS
OP3
LSB
OP1
OP1
LONG-WORD OPERAND
M68020 USER’S MANUAL
D16
SIZ1
0
1
OP2
MC68020/EC020
SIZ0
0
0
A1
0
1
OP3
A0
0
0
DSACK1
0
MEMORY CONTROL
L
L
DSACK0
H
H
MOTOROLA

Related parts for MC68EC020AA25