Z16F2800100ZCOG Zilog, Z16F2800100ZCOG Datasheet - Page 337
Z16F2800100ZCOG
Manufacturer Part Number
Z16F2800100ZCOG
Description
DEV KIT FOR Z16F ZNEO
Manufacturer
Zilog
Series
ZNEO™r
Type
MCUr
Datasheets
1.Z16F2800100ZCOG.pdf
(2 pages)
2.Z16F2800100ZCOG.pdf
(30 pages)
3.Z16F2800100ZCOG.pdf
(388 pages)
Specifications of Z16F2800100ZCOG
Contents
Evaluation Board, Software and Documentation
For Use With/related Products
Z16F Series
For Use With
269-4661 - KIT ACC ETHERNET SMART CABLE
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4537
- Current page: 337 of 388
- Download datasheet (22Mb)
Table 173. OCD Control Register (OCDCTL)
PS022008-0810
BITS
FIELD
RESET
R/W
OCD Control Register
DBGHALT BRKHALT
R/W
Reserved
These bits are reserved.
CRCEN—CRC enable
If this bit is set, a CRC is appended to the end of each debug command. Clearing this bit
will disable transmission of the CRC.
0 = CRC disabled
1 = CRC enabled
UARTEN—UART enable
This bit is used to enable or disable the UART. This bit is ignored when
0 = UART Disabled.
1 = UART Enabled.
ABCHAR—Auto-baud character
This bit selects the character used during auto-baud detection. This bit cannot be written
by the CPU if
0 = Auto-baud character to be measured is
1 = Auto-baud character to be measured is
ABSRCH—Auto-baud search mode
This bit enables auto-baud search mode. When this bit is set, the next character received is
measured to set the Baud Rate Reload register. This bit clears itself to zero once the reload
register has been written. This bit is automatically set when
communication error occurs. This bit cannot be written by the CPU if the
0 = Auto-baud search disabled.
1 = Auto-baud search enabled.
The
the CPU in Debug Halt Mode, enable breakpoints, or single step an instruction.
DBGHALT—Debug halt
Setting this bit to one causes the device to enter Debug Halt mode. When in Debug Halt
mode, the CPU stops fetching instructions. Clearing this bit causes the CPU to start
running again. This bit is automatically set to one when a breakpoint occurs if the
7
0
OCD Control Register (OCDCTL)
R/W
6
0
OCDEN
BRKEN
is set.
R/W
5
0
P R E L I M I N A R Y
DBGSTOP
R/W
4
0
controls the state of the CPU. This register puts
80H
0DH
.
.
3
Reserved
000
OCDEN
R
2
Product Specification
ZNEO
is set if a serial
On-Chip Debugger
OCDEN
1
OCDEN
Z16F Series
is set.
bit is set.
STEP
R/W
0
0
321
Related parts for Z16F2800100ZCOG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: