z8fmc16100 ZiLOG Semiconductor, z8fmc16100 Datasheet - Page 253

no-image

z8fmc16100

Manufacturer Part Number
z8fmc16100
Description
Z8 Encore Motor Control Flash Mcus
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z8fmc16100AKEG
Manufacturer:
LT
Quantity:
151
Part Number:
z8fmc16100AKEG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8fmc16100AKSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z8fmc16100QKEG
Manufacturer:
TOREX
Quantity:
2 000
PS024611-0408
OCD Data Format
Entering DEBUG Mode
The device enters DEBUG mode following any of the below operations:
Exiting DEBUG Mode
The device exits DEBUG mode following any of the below operations:
The OCD interface uses the asynchronous data format defined for RS-232. Each character
is transmitted as 1 start bit, 8 data bits (least-significant bit first), and 1 stop bit, see
Figure
ST = Start Bit
SP = Stop Bit
D0—D7 = Data Bits
The system clock operates unless in STOP mode
All enabled on-chip peripherals operate unless in STOP mode or otherwise defined by
the on-chip peripheral to disable in DEBUG mode
Automatically exits HALT mode
Constantly refreshes the Watchdog Timer (if enabled)
Writing the DBGMODE bit in the OCD Control register to 1 using the OCD interface
eZ8 CPU execution of a BRK (break point) instruction (when enabled)
Match of PC to OCDCNTR register (when enabled)
OCDCNTR register decrements to
The DBG pin is Low when the device exits Reset
Clearing the DBGMODE bit in the OCD Control register to 0
Power-On reset
Voltage Brownout reset
Asserting the RESET pin Low to initiate a Reset
Driving the DBG pin Low while the device is in STOP mode initiates a System Reset
44.
ST
D0
D1
Figure 44. OCD Data Format
D2
0000h
D3
(when enabled)
D4
D5
Product Specification
D6
OCD Data Format
D7
SP
241

Related parts for z8fmc16100