IDT88K8483 Integrated Device Technology, IDT88K8483 Datasheet - Page 61

• Manufacturer Part Number: IDT88K8483
• Description: Spi-4 Exchange Document Issue 1.0
• Manufacturer: Integrated Device Technology

Interface Operation
information from the adjacent device.
the first word of a transfer, and the following payload belongs to this LID.
Flow Control
signal (ICTL[3:0] and ECTL[3:0]). The link level flow control is using the transfer format status word.
Impedance Matching Control
iary interface egress data and control signals according to the 100 OHM pull down resistor that is connected to the G_IMP external signal.
IDT IDT88K8483
The egress channel generates the transfer format and the local status information. The ingress channel detects the transfer format and status
Each word of the ingress interface is classified by decoding the control field. The reserved control field is ignored. The device extracts the LID from
The egress channel generates the transfer format. The data is transferred to the interface, and the link level status word can interrupt the transfer.
The FPGA has link level back-pressure and interface level back pressure. The interface level back-pressure information is carried on the control
The auxiliary interface egress side has impedance matching control. It has on chip test circuit that automatically adjusts the impedance of the auxil-
61 of 162
October 20, 2006