TMP92xy29FG Toshiba, TMP92xy29FG Datasheet - Page 3

• Manufacturer Part Number: TMP92xy29FG
• Manufacturer: Toshiba

Specifications of TMP92xy29FG

• Package: QFP176
• Rom Types(m=mask,p=otp, F=flash,e=eeprom): Romless
• Rom Combinations: Romless
• Ram Combinations: 144
• Architecture: 32-bit CISC
• Usb/spi Channels: 1/1
• Uart/sio Channels: 2
• I2c/sio Bus Channels: 1
• (s)dram Controller: 1
• Adc 10-bit Channel: 6
• Da Converter: -
• Timer 8-bit Channel: 8
• Timer 16-bit Channel: 2
• Pwm 8-bit Channels: -
• Pwm 16-bit Channels: -
• Cs/wait Controller: 4
• Dual Clock: Y
• Number Of I/o Ports: 98
• Power Supply Voltage(v): 3.0 to 3.6

1.
Outline and Features
equipment which processes mass data.
(1) CPU: 32-bit CPU (High-speed 900/H1 CPU)
(2) Minimum instruction execution time : 12.5 ns (at f
(3) Internal RAM: 144 Kbytes (can be used for program, data and display memory)
(4) External memory expansion
(5) Memory controller
(6) 8-bit timers: 8 channels
(7) 16-bit timer/event counter: 2 channels
(8) General-purpose serial interface: 2 channels
(9) Serial bus interface: 1 channel
(10) USB (universal serial bus) controller: 1 channel
The TMP92CF29A is a high-speed advanced 32-bit microcontroller developed for controlling
The TMP92CF29AFG is housed in a 176-pin QFP package.
This production has “-777x code”: x is from 0, and it shows Boot Rom version.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Internal ROM: None (However, built-in 8 Kbytes ROM of special memory for Boot)
UART/synchronous mode: 2 channels
IrDA ver.1.0 (115.2 kbps) selectable
Compatible with TLCS-900/L1 instruction code
16 Mbytes of linear address space
General-purpose register and register banks
Micro DMA: 8channels (62.5 ns/4 bytes at f
Expandable up to 2.1 Gbytes (shared program/data area)
Can simultaneously support 8-and 16-bit width external data buses
Separate bus system
Chip select output: 4 channels
One channel in 4 channels is enabled detailed AC enable setting
I
Full-speed (12 Mbps) (Low-speed is not supported.)
Endpoint 0: Control 64 bytes × 1 FIFO
Descriptor RAM: 384 bytes
…… Dynamic data bus sizing
Endpoint 1: BULK (output) 64 bytes × 2 FIFOs
Endpoint 2: BULK (input) 64 bytes × 2 FIFOs
Endpoint 3: Interrupt (input) 8 bytes × 1 FIFO
2
C standard mode only
CMOS 32-Bit Microcontroller
TMP92CF29AFG
92CF29A-1
SYS
= 80 MHz, best case)
SYS
= 80 MHz)
TMP92CF29A
2009-06-11