TMP92xy29FG Toshiba, TMP92xy29FG Datasheet - Page 112

no-image

TMP92xy29FG

Manufacturer Part Number
TMP92xy29FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy29FG

Package
QFP176
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
144
Architecture
32-bit CISC
Usb/spi Channels
1/1
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
1
Adc 10-bit Channel
6
Da Converter
-
Timer 8-bit Channel
8
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
98
Power Supply Voltage(v)
3.0 to 3.6
SRS2
0
0
0
0
1
1
1
1
SDRCR<SRS2:0>
(3) CPU + LDMA + ARDMA
t
CPU bus stop rate = t
STOP
display RAM but also when SDRAM is used as work, data, or stack area. The SDRAM
controller occupies the bus (ARDMA) while it refreshes SDRAM data by the auto
refresh function.
several clocks per specified number of states. However, if the LCD controller occupies
the bus continuously, ARDMA cannot be executed at normal intervals and refresh data
is stored in a counter specifically provided in the SDRAM controller. In this case,
ARDMA is executed successively after the LCD controller releases the bus.
SDRAMC > CPU. The time the CPU stops operation while the LCD controller and
SDRAM controller are transferring data for one line is defined as “t
ARDMA)”, which is calculated as follows:
SRS1
(LDMA・ARDMA) = t
The SDRAM controller owns the bus not only when SDRAM is used as the LCD
No special consideration is needed for the ARDMA time normally as it ends within
The priorities among the three bus masters should be set in the order of LCDC >
0
0
1
1
0
0
1
1
SRS0
0
1
0
1
0
1
0
1
STOP
Refresh
(states)
Interval
Auto
1248
156
312
468
624
936
STOP
(LDMA・ARDMA)[s] / LHSYNC [period: s]
47
78
Auto Refresh Intervals
92CF29A-110
(LDMA)[s] − (t
6 MHz
104.0
156.0
208.0
13.0
26.0
52.0
78.0
7.8
10MHz
124.8
15.6
31.2
46.8
62.4
93.6
STOP
4.7
7.8
Frequency (System Clock)
(LDMA)[s] / AR interval [s] × 2 / f
20MHz
15.6
23.4
31.2
46.8
62.4
2.4
3.9
7.8
40MHz
11.70
15.60
23.40
31.20
1.18
1.95
3.90
7.80
60MHz
10.40
15.60
20.80
0.78
1.30
2.60
5.20
7.80
TMP92CF29A
STOP
2009-06-11
(LDMA・
80MHz
Unit: [μs]
11.70
15.60
0.59
0.98
1.95
3.90
5.85
7.80
SYS
[Hz])

Related parts for TMP92xy29FG