SAM9G25 Atmel Corporation, SAM9G25 Datasheet - Page 935

• Manufacturer Part Number: SAM9G25
• Manufacturer: Atmel Corporation

Specifications of SAM9G25

• Flash (kbytes): 0 Kbytes
• Pin Count: 247
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 105
• Ext Interrupts: 105
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 3
• Uart: 7
• Lin: 4
• Ssc: 1
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: Yes
• Adc Channels: 12
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: DDR2/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

41.7.6
Name:
Address:
Access:
This register can only be written if the WPEN bit is cleared in
• CHx: Channel x Disable
0 = No effect.
1 = Disables the corresponding channel.
Warning: If the corresponding channel is disabled during a conversion or if it is disabled then reenabled during a conver-
sion, its associated data and its corresponding EOC and OVRE flags in ADC_SR are unpredictable.
11032A–ATARM–27-Jul-11
11032A–ATARM–27-Jul-11
CH7
31
23
15
–
–
–
7
ADC Channel Disable Register
CH6
30
22
14
ADC_CHDR
0xF804C014
Write-only
–
–
–
6
CH5
29
21
13
–
–
–
5
CH4
28
20
12
–
–
–
4
“ADC Write Protect Mode Register” on page
CH11
CH3
27
19
11
–
–
3
CH10
CH2
26
18
10
–
–
2
CH9
CH1
25
17
–
–
9
1
SAM9G25
SAM9G25
948.
CH8
CH0
24
16
–
–
8
0
935
935