PEB2256H-V12 Infineon Technologies, PEB2256H-V12 Datasheet - Page 349
PEB2256H-V12
Manufacturer Part Number
PEB2256H-V12
Description
IC INTERFACE LINE 3.3V 80-MQFP
Manufacturer
Infineon Technologies
Datasheet
1.PEB2256H-V12.pdf
(490 pages)
Specifications of PEB2256H-V12
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
80-SQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PEB2256H-V12
PEB2256H-V12IN
PEB2256H-V12IN
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PEB2256H-V12
Manufacturer:
Infineon Technologies
Quantity:
10 000
- Current page: 349 of 490
- Download datasheet (6Mb)
Framer Mode Register 2 (Read/Write)
Value after reset: 00
FMR2
MCSP
SSP
Data Sheet
7
Multiple Candidates Synchronization Procedure
Select Synchronization/Resynchronization Procedure
Together with bit FMR2.SSP the synchronization mode of the receive
framer is defined:
MCSP/SSP:
00 = F12/F72 format:
Specified number of errors in both FT framing and FS framing lead to
loss of sync (FRS0.LFA is set). In the case of FS-bit framing errors,
bit FRS0.LMFA is set additionally. A complete new synchronization
procedure is initiated to regain pulseframe alignment and then
multiframe alignment.
F24:
normal operation: synchronization is achieved only on verification the
framing pattern.
01 = F12/F72:
Specified number of errors in FT framing has the same effect as
above. Specified number of errors in FS framing only initiates a new
search for multiframe alignment without influencing pulseframe
synchronous state (FRS0.LMFA is set).
F24:
Synchronous state is reached when three consecutive multiframe
pattern are correctly found independent of the occurrence of CRC6
errors.
10 = F12/F24:
A one enables a synchronization mode which is able to choose
multiple framing pattern candidates step by step. I.e. if in synchronous
state the CRC error counter indicates that the synchronization might
have been based on an alias framing pattern, setting of FMR0.FRS
leads to synchronization on the next candidate available. However,
only the previously assumed candidate is discarded in the internal
framing pattern memory. The latter procedure can be repeated until
the framer locks on the right pattern (no extensive CRC errors).
Therefore bit FMR1.CRC must be set.
MCSP
H
SSP
DAIS
349
SAIS
PLB
AXRA
T1/J1 Registers
EXZE
FALC56 V1.2
0
PEB 2256
2002-08-27
(1E)
Related parts for PEB2256H-V12
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Discrete, Hybrid V Discrete Solutions
Manufacturer:
Infineon Technologies AG
Part Number:
Description:
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer:
Infineon Technologies Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
16-bit microcontroller with 2x2 KByte RAM
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Si-MMIC-amplifier in SIEGET 25-technologie
Manufacturer:
Infineon Technologies AG
Datasheet: