XC4VFX60-10FFG1152C Xilinx Inc, XC4VFX60-10FFG1152C Datasheet - Page 244

• Manufacturer Part Number: XC4VFX60-10FFG1152C
• Description: IC FPGA VIRTEX-4 FX 60K 1152FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX60-10FFG1152C

• Total Ram Bits: 4276224
• Number Of Logic Elements/cells: 56880
• Number Of Labs/clbs: 6320
• Number Of I /o: 576
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-BBGA, FCBGA
• No. Of Logic Blocks: 6656
• No. Of Macrocells: 56880
• Family Type: Virtex-4
• No. Of Speed Grades: 10
• No. Of I/o's: 576
• Clock Management: DCM
• Core Supply: RoHS Compliant
• Package: 1152FCBGA
• Family Name: Virtex®-4
• Device Logic Units: 56880
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 576
• Ram Bits: 4276224
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Chapter 6: SelectIO Resources
244
Recommended
Notes:
1. Z 0 is the recommended PCB trace impedance.
Conventional
DCI Transmit
Conventional
Receive
Conventional
Transmit
DCI Receive
DCI Transmit
DCI Receive
Bidirectional
Reference
Resistor
Z 0
Virtex-4 FPGA
VRN = VRP = R = Z 0
DCI
HSTL_I
50Ω
N/A
Z 0
Z 0
Z 0
Z 0
V
V
Virtex-4 FPGA
V
Virtex-4 FPGA
V
R
R
CCO
CCO
CCO
CCO
2R
2R
2R
2R
DCI
/2
/2
DCI
Figure 6-14: HSTL DCI Usage Examples
Virtex-4 FPGA
Virtex-4 FPGA
Virtex-4 FPGA
DCI
DCI
DCI
VRN = VRP = R = Z 0
V
2R
CCO
2R
V
2R
2R
V
CCO
V
CCO
V
2R
2R
CCO
CCO
R
/2
/2
R
HSTL_II
50Ω
Z 0
Z 0
Z 0
Z 0
Z 0
www.xilinx.com
V
V
R
CCO
R
CCO
V
Virtex-4 FPGA
Virtex-4 FPGA
Virtex-4 FPGA
2R
2R
CCO
V
V
CCO
CCO
/2
2R
/2
2R
2R
DCI
2R
DCI
DCI
Virtex-4 FPGA
DCI
VRN = VRP = R = Z 0
Z 0
HSTL_III
Z 0
50Ω
N/A
Z 0
Z 0
V
Virtex-4 FPGA
V
V
V
R
R
Virtex-4 FPGA
CCO
CCO
CCO
CCO
R
R
DCI
DCI
UG070 (v2.6) December 1, 2008
Virtex-4 FPGA
Virtex-4 FPGA
Virtex-4 FPGA
Virtex-4 FPGA User Guide
DCI
DCI
DCI
VRN = VRP = R = Z 0
V
V
CCO
R
CCO
V
V
R
V
CCO
CCO
R
CCO
R
R
Z 0
50Ω
Z 0
HSTL_IV
Z 0
Z 0
Z 0
V
R
UG070_6_14_031108
V
R
CCO
V
V
CCO
Virtex-4 FPGA
Virtex-4 FPGA
CCO
Virtex-4 FPGA
CCO
V
R
R
CCO
R
DCI
DCI
DCI
R