XC4VFX60-10FFG1152C Xilinx Inc, XC4VFX60-10FFG1152C Datasheet - Page 103

• Manufacturer Part Number: XC4VFX60-10FFG1152C
• Description: IC FPGA VIRTEX-4 FX 60K 1152FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX60-10FFG1152C

• Total Ram Bits: 4276224
• Number Of Logic Elements/cells: 56880
• Number Of Labs/clbs: 6320
• Number Of I /o: 576
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-BBGA, FCBGA
• No. Of Logic Blocks: 6656
• No. Of Macrocells: 56880
• Family Type: Virtex-4
• No. Of Speed Grades: 10
• No. Of I/o's: 576
• Clock Management: DCM
• Core Supply: RoHS Compliant
• Package: 1152FCBGA
• Family Name: Virtex®-4
• Device Logic Units: 56880
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 576
• Ram Bits: 4276224
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V4-ML410-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
Reset (RST) and Release (REL) Control Signals
R
RST and REL are the control signals for the PMCD. The interaction between RST, REL, and
the PMCD input clocks help manage the starting and stopping of PMCD outputs.
The reset (RST) signal affects the PMCD clock outputs in the following manner:
•
•
•
Asserting RST asynchronously forces all outputs Low.
Deasserting RST synchronously allows all outputs to toggle:
♦
♦
♦
By setting the RST_DEASSERT_CLK attribute, deasserting RST can be synchronized
to any of the four input clocks. The default value of RST_DEASSERT_CLK is CLKA
(see
The delayed outputs begin toggling one cycle after RST is deasserted and is
registered.
If EN_REL = FALSE (default), the divided outputs will also begin toggling one
cycle after RST is deasserted and is registered.
If EN_REL = TRUE, then a positive edge on REL starts the divided outputs
toggling on the next positive edge of CLKA.
Table
CLKA1D2
CLKA1D4
CLKA1D8
CLKC1
CLKD1
CLKA1
CLKB1
CLKC
CLKD
CLKA
CLKB
3-3).
www.xilinx.com
Figure 3-4: Matched Clock Phase
T
PMCCKO_CLKIN
PMCD Usage and Design Guidelines
ug070_3_04_071404
103